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Abstract
P.H.Woerlee et al. have demonstrated that due to downscaling the noise performance is im-
proving. Calculations and simulations have been carried out to study the viability of a CMOS
LNA, suitable for satellite receivers, in the current CMOS technology of 65 nm.
The used low noise amplifier (LNA) can be represented by a common source transistor (CS),
based on the work of K. Shaeffer and T. Lee [4][5][6]. A common source transistor can be de-
scribed by four main noise parameters (Gu, Gc, Bc, Rn) and two source parameters (Gs, Bs).
The source parameters can be designed such that the minimum noise performance (Fmin) can
be reached.
An analytical model, based on the four noise parameters, is compared with simulation results.
Despite some small differences the predictions of the CS model resemble the simulation model.
The model gives design insight and it is used to find the best design for low noise performance.
The final and best design for low noise performance, having a noise figure of about 1 dB consists
of a common source and cascode transistor together with a gate and drain inductance with a
quality factor higher than 10. If a reasonable or good power match is desired an additional
source inductance can be added, though the noise performance increases to just above 1 dB.
Although previously was found that a non-standard antenna resistance would give better noise
performance [12], simulations have shown that a standard 50Ω resistance gives similar noise
performances as a non-standard antenna resistance.
A higher power dissipation results in a better noise performance, though a power dissipation
of 20mW can give near-optimal results.
An overview of the three designed circuits is given in the following table. Both NF and NFmin
are given from 10.7GHz to 12.75GHz. The circuits were designed with a power constraint of
20mW (Id=16.667mA) and a quality factor of 10 for the inductances.
Circuit type Width Lg Ls NF NFmin S11 S21
noise match 190µm 400 pH - 0.9 - 1.0 dB 0.7 - 0.8 dB <-1.6 dB >16.5 dB
n+p match 190µm 600 pH 100 pH 1.0 - 1.1 dB 0.8 - 1.1 dB <-11 dB >13.0 dB
power match 190µm 925 pH 180 pH 1.1 - 1.4 dB 1.0 - 1.3 dB <-20 dB >11.5 dB
The desired 1 dB noise figure can not be reached for all circuits. To improve the noise per-
formance further it is advised to use higher quality inductances, especially a high quality gate
inductance.
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Chapter1
Introduction
Due to enhancing technology the use of Radio Frequency (RF) and microwave receivers has
increased in the last decennia. These receivers are for example used in cordless telephones,
cellular phones, Wireless Local Area Networks (WLAN) and in satellite downlinks. This last
example, satellite receivers, is the one of interest in this report.
The entire satellite system, as depicted in figure 1.1 consist of a satellite dish, an antenna, alow
noise block (LNB), a coaxial cable and an integrated receiver decoder (IRD). The LNB is a
combination of a low noise amplifier (LNA) and a Block down converter. The combination of
an LNB and a feed horn is referred to as an LNBF.
Figure 1.1: Satellite system
An LNA is placed at the front-end of a receiver system, following the antenna. The LNA
increases the desired signal power, ensuring that as little noise and distortion as possible is
added. The satellite frequency band is between 10.7GHz and 12.75GHz.
LNAs for satellite purposes are usually made with High Electron Mobility Transistors (HEMT’s).
The HEMT has a very good noise performance and makes it possible to design LNAs with sub-
1 dB noise figure.
1.1 Thesis Motivation
Compared to mobile phone receivers, satellite receiver systems are still large and costly. Using
CMOS technology for the LNA is a much cheaper solution compared with the accurate compo-
nents that are used nowadays. Though it has not been possible yet to design an LNA working
at this high frequency (10.7GHz and 12.75GHz) in CMOS technology with a similar low noise
performance.
In recent years, CMOS technology has gotten smaller and smaller. P.H.Woerlee et al, have
demonstrated that due to downscaling the noise performance of a single transistor is improv-
ing. Predictions have been done that with the CMOS technology of 50 nm a noise figure of
1
1.2 Thesis organization
0.5 dB can be reached [1]. This prediction indicates the potential of CMOS LNAs. Apart from
a decrease in cost the ease of adding digital functionality CMOS would also be an attractive
result, as satellite systems heavily rely on digital coding/decoding.
The main resulting question is:
Is it possible to design an LNA completely in CMOS technology which is suitable for
satellite receivers?
Finding the answer to this question was the main goal of this master thesis. The steps that
have been taken to find this answer are described in this report.
1.2 Thesis organization
After this short introduction the LNA will be thoroughly investigated and simulated. To give
an idea of what will be discussed a small chapter organization is given beneath.
2nd chapter: Explanation of the noise fundamentals, based on the two-port noise theory and
the main noise parameters. These parameters will be applied to a common source transistor,
obtaining a noise model for a common source transistor.
3rd chapter: The influences of the source antenna on the noise performance will be explained.
4th chapter: An analytical model (the rho-model) will be compared with the simulation model
(MOS-model 11) to determine the accuracy of the analytical model.
5th chapter: Power-constraint noise optimization and its influence will be discussed.
6th chapter: The complete LNA topology will be explained
7th chapter: Noise performance results with Spectre simulations will be shown.
8th chapter: Additional noise sources due to parasitics will be introduced and their effect on
the noise performance will be shown with Spectre simulations.
9th chapter: Design improvements to obtain a lower noise performance will be mentioned and
a more advanced analytical noise model will be discussed.
The thesis will end with conclusions and recommendations for future research on the same
topic.
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Chapter2
Noise fundamentals
An LNA which achieves low noise performance is desired. Before trying to maximize the noise
performance, it is useful to review the noise fundamentals. In this chapter a noise performance
measure will be introduced and the noise fundamentals of a two-port network will be derived.
The chapter concludes with analysis on a model, describing a simplified LNA.
2.1 Analytical noise model
To understand the noise contributions of an LNA an appropriate noise model can greatly
simplify analysis and lead to useful design insight. For a (reasonable) simple analysis the noise
theory of a classic two-port can be used [2]. A noisy two-port driven by a source with an
admittance of Ys and an equivalent shunt current noise is is depicted in figure 2.1.
Figure 2.1: Noisy two-port driven by noisy source
2.1.1 Noise performance measure
For calculation purposes it is practical to have a measure in which the noise performance of a
system can be expressed. A useful and well known measure for the noise performance is the
noise factor (F ) or the noise figure (NF ) [3]. The noise factor is defined as:
F =
SNRin
SNRout
=
i2total
i2s
. (2.1)
The noise factor can be input or output referred, the derivations in this report describe the
input referred noise factor. The noise factor can also be expressed in decibels and is referred
to as the noise figure:
NF = 10log(F ) [ dB] (2.2)
The noise factor is a measure of degradation of the signal to noise ratio by a device. The larger
the degradation, the larger the noise factor. A noiseless system has F=1: the total output
noise is entirely caused by the source. For instance, a two-port consisting of ideal inductors
and capacitors (both lossless) has a noise factor F=1 (NF=0dB).
3
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2.2 Noise factor of a two-port
The noise performance of the two-port network can be analyzed with the introduced noise
measure. To simplify the calculations the noisy two-port can be seen as a noiseless two-port
with all the noise represented as input signals to the noiseless network, as depicted in figure
2.2.
Figure 2.2: Noiseless two-port driven by noisy sources
The noise factor can be expressed as :
F =
i2s + |in + Ysen|2
i2s
(2.3)
In figure 2.2 the possible correlation between en and in has not been explicitly depicted. This
can be done by splitting the in source in to two parts: iu (part uncorrelated with en) and ic
(part correlated with en). The in source is now represented by the sum of these two:
in = ic + iu (2.4)
resulting in a two-port network as depicted in figure 2.3.
Figure 2.3: in split in a correlated and uncorrelated noise source
The correlated source ic can be described as:
ic = Ycen = (Gc + jBc) · en (2.5)
where Yc expresses the correlation admittance [2], Gc the correlation conductance and Bc the
correlation susceptance. Knowing this allows for representing the two-port as depicted in figure
2.4, in which Yc is drawn as a fictive admittance element.
Figure 2.4: Representation of the correlation admittance
ICD MSc-Thesis 4 T.D.Faber
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With the two-port representation of figure 2.4 the noise factor can be described by:
F =
i2s + |iu + (Yc + Ys)en|2
i2s
= 1 +
i2u + |Yc + Ys|2 · e2n
i2s
(2.6)
This expression contains three independent noise sources (en, iu, is), which may be treated as
thermal noise produced by an equivalent noise resistance (R) or conductance (G):
e2n = Rn4kT∆f, (2.7)
i2u = Gu4kT∆f, (2.8)
i2s = Gs4kT∆f, (2.9)
Using these thermal noise expressions, the noise factor can be written as a function of its
correlation and its source admittance (Yc and Ys), in which both are decomposed into a sum
of a conductance (G) and a susceptance (B).
F = 1 +
Gu + [(Gc +Gs)2 + (Bc +Bs)2]Rn
Gs
(2.10)
This approach has resulted in a noise factor relation consisting of only four noise parameters
(Gu, Gc, Bc, Rn) and two source parameters (Gs, Bs).
2.2.1 Obtaining Fmin
For a two-port the optimal source admittance is the admittance that results in the lowest possi-
ble noise factor (Fmin). Relation (2.10) can be used to find the absolute minimum noise factor
Fmin. By taking the first derivative of relation (2.10), with respect to the source admittance,
and setting this derivative to zero results in a susceptance relation of:
Bs = −Bc = Bopt, (2.11)
and a conductance relation of:
Gs =
√
Gu
Rn
+G2c = Gopt (2.12)
Both relation (2.11) and (2.12) should be fulfilled to minimize the noise factor. These relations
can be substituted in relation (2.10) and after some rearrangements the minimized noise factor
can be found to be:
Fmin = 1 + 2Rn[Gopt +Gc] = 1 +Gc + 2Rn
√
Gu
Rn
+G2c (2.13)
This minimized noise factor represents the absolute minimum noise factor that can be obtained
in the circuit. The noise factor can now be expressed in terms of Fmin and the decomposed
source admittance:
F = Fmin +
Rn
Gs
[(Gs −Gopt)2 + (Bs−Bopt)2] (2.14)
This relation shows that the lowest possible noise factor is achieved by eliminating the second
term (Gs=Gopt and Bs=Bopt). The noise factor will be, for this condition, in the center of the
noise circles as represented by figure 2.5.
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The circles represent a equal noise factor and the center represents the minimum noise factor
Fmin.
Figure 2.5: Circles of constant noise factor
2.3 Noise factor of a common source transistor
Based on the work of K. Shaeffer and T. Lee the main noise source of an LNA stage is the
MOSFET common source transistor, as depicted in figure 2.6 [4][5][6].
Figure 2.6: Noisy transistor model with drain noise and gate current noise source
The analyzed two-port network can be used to describe the noise of a common source transistor.
It is necessary to describe the noise sources of the common source transistor as input sources
of a noiseless transistor as depicted in figure 2.7; detailed derivations are added in appendix A.
Figure 2.7: Complete input current model of a common source transistor
The noise model of the two-port network, as was found from section 2.2, has resulted in four
noise parameters (Gu, Gc, Bc, Rn), the same noise parameters are valid for the common source
transistor. Describing these noise parameters as a function of transistor parameters helps to
find noise optimized solutions for a common source transistor.
ICD MSc-Thesis 6 T.D.Faber
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Transistor parameter expressions of the noise parameters can be derived as described by T.Lee
[2]. This set of derivations is added in appendix A, expanded with intermediate derivations and
visualizations of the complex derivations. The resulting expressions, based on the assumption
that the input impedance of a MOSFET is purely capacitive, are shown in table 2.1.
Parameter Expression
Gc 0
Bc ωCgs(1− gmgd0 |c|
√
δ
5γ )
Rn
γgd0
g2m
Gu
δω2C2gs(1−|c|2)
5gd0
Table 2.1: MOSFETS main noise parameters
The most simple antenna admittance is a purely resistive admittance. In chapter 3 a more
complex admittance will be introduced. In the case of a purely resistive antenna admittance
(Ys), the susceptance (Bs) is zero and the conductance (Gs) is than equal to 1Rs . The source
admittance (Ys) is expressed by:
Ys = Gs + jBs =
1
Rs
(2.15)
Substituting the expressions for the noise parameters in relation (2.10) results in a noise factor
for a common source transistor:
F = 1 +
Rsδω
2C2gs
5gd0︸ ︷︷ ︸
ig contribution
+
γgd0
Rsg2m
+
γgd0Rsω
2C2gs
g2m︸ ︷︷ ︸
id contribution
− 2|c|
√
δγ
5
Rsω
2C2gs
gm︸ ︷︷ ︸
correlation contribution
(2.16)
This relations shows that the noise factor depends entirely on transistor parameters, with
exception of the antenna resistance (Rs) and the gate source capacitance (Cgs). Cgs can be
described with the first-order transistor relation for the gate-source capacitance, for a MOST:
Cgs =
2
3
WLCox (2.17)
It shows that Cgs is a function of Cox, which is a process parameter, and a function of the
transistor width and transistor length. The noise factor relation can be used to find optimal
transistor dimensions together with an optimal antenna resistance Rs, resulting in the lowest
possible noise factor for the given design.
Substituting the expressions for the noise parameters in relation (2.13) results in a minimum
noise factor for a common source transistor described by:
Fmin = 1 +
2√
5
ωCgs
gm
√
δγ(1− |c|2) = 1 + 2√
5
ω
ωT
√
δγ(1− |c|2) (2.18)
Obtaining the minimal noise figure, also referred to as noise matching, is not the same as power
matching, also referred to as impedance matching. For convenience the derivations for power
matching are added in appendix B.
Obtaining minimal noise figure (noise match) and maximum power transfer (power match) at
the same time is, in general, not possible. This will be explained in more detail in chapter 6.
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2.4 Model visualization
To simplify the visualization of the common source transistor, that in this specific situation can
be used to represent the simplified LNA, the common source transistor as depicted in figure
2.8.a will, from now on, be represented as depicted in figure 2.8.b.
Figure 2.8: Common source transistor
2.5 Summary
It has been shown that an LNA can be modelled by a two-port network resulting in four noise
parameters (Gu, Gc, Bc, Rn) and two source parameters (Gs,Bs).
A well chosen source admittance (Ys) will result in noise match, obtaining the minimum noise
factor (Fmin) for a MOS device.
With the use of a two-port network, the noise factor of the main LNA noise source, the common
source transistor, can be described as a function of transistor parameters, resulting in relation
(2.16), repeated here for convenience:
F = 1 +
Rsδω
2C2gs
5gd0︸ ︷︷ ︸
ig contribution
+
γgd0
Rsg2m
+
γgd0Rsω
2C2gs
g2m︸ ︷︷ ︸
id contribution
− 2|c|
√
δγ
5
Rsω
2C2gs
gm︸ ︷︷ ︸
correlation contribution
(2.19)
This noise factor relation together with methods of optimization will be discussed further in
the next chapter. They will help in the search for the best design with the lowest possible noise
factor.
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Chapter3
Noise influence of the antenna impedance
In chapter 2 the intrinsic noise sources of a MOSFET have been mentioned as contributing parts
of the noise of the LNA. In this chapter the effect of the source admittance and the transistor
width will be shown. Different types of source admittance will be introduced and discussed
using the noise factor of a common source transistor. Some noise optimized possibilities will
result from this, that will be used in the final design of the LNA.
3.1 Real antenna impedance
An antenna connected to a common source transistor, representing the LNA, has a source
admittance Ys (described by relation (2.15)), as depicted in figure 3.1. The LNA representation
was explained in section 2.4.
Figure 3.1: Model for the antenna
In case of a real source admittance the source susceptance Bs is zero, as was introduced in
chapter 2. The source admittance can be described by:
Ys = Gs =
1
Rs
(3.1)
The antenna resistance plays an important part in the noise factor relation (2.16) and as such
has a big influence on the noise factor.
3.1.1 Rho-model
An additional set of relations based on the transistor model is needed to study the noise influ-
ences of the transistor dimensions together with the antenna impedance (source admittance).
The transistor model that is used is the rho-model, as used by T.Lee [2]. It has been chosen for
its simplicity, in contrast to the MOS-Model 11 used in simulators. It can give design insight
that can help to find the optimal design. According to earlier research the model is accurate
enough to predict the noise performance. The basic derivations of the rho-model can be found
in appendix C, the fundamentals will be given next.
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3.1 Real antenna impedance
The drain current Id can be represented by:
Id =WLCoxvsatEsat
ρ2
1 + ρ
(3.2)
and the conductance gd0 and the transconductance gm by;
gd0 = µCox
W
L
Vod (3.3)
gm = µCox
W
L
Vod
1 + ρ2
(1 + ρ)2
(3.4)
in which the last term is referred to as α:
α =
1 + ρ2
(1 + ρ)2
(3.5)
From these relations can be found that α can also be expressed as a function of the transcon-
ductance gm and the conductance gd0:
α =
gm
gd0
(3.6)
Finally, the first-order transistor relation, as introduced in section 2.3, for the gate-source
capacitance for a MOST in saturation is needed:
Cgs =
2
3
WLCox (3.7)
These rho-model relations can be substituted in relation (2.16). However this does not give
much additional design insight, since this will result in a very complex relation. Although it
can be used for analytical calculations, to find noise factor influences.
3.1.2 Reducing parameters
It is convenient to eliminate parameters from which values are known. The transistor pa-
rameters (γ, δ, µ, c, Cox, Esat and vsat), the operation frequency, the transistor length and the
overdrive voltage need to be known to show the influence of the transistor width and the source
impedance.
The operation frequency f is chosen such that it is in the center of the satellite frequency band:
11.7GHz. Smaller device technology lowers the expected minimal noise figure. The smallest
technology, of which transistor model libraries were available at the time of this project, was
the 65nm technology. Resulting in a fixed minimal transistor length: L = 60nm.
Most of the remaining parameters are linked to the overdrive voltage (Vod). Giving a well
chosen, though fixed, value to Vod allows for setting these parameters, for example 0.25V.
With a fixed transistor length and a well chosen Vod, most of the parameters are fixed due to
the relations of the rho-model. In appendix D, an example set of transistor parameters is given.
These parameters are based on derivations by T.Lee [2] and model fitting procedures that will
be explained in chapter 4. The noise factor relation (2.16) can now be rewritten as:
F = 1 +A ∗WRs︸ ︷︷ ︸
ig contribution
+
B
WRs
+ C ∗WRs︸ ︷︷ ︸
id contribution
−D ∗WRs︸ ︷︷ ︸
correlation contribution
(3.8)
in which A, B, C and D constants based on the parameters given in appendix D.
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Chapter 3. Noise influence of the antenna impedance
As planned only the transistor width (W ) and the antenna resistance (Rs) remain as variables,
making it possible to do calculations to find the influence of the transistor width and the an-
tenna resistance.
Given the parameter set in appendix D the terms B and C are much larger than the terms
for A and D. This indicates that the effect of the gate current noise on the noise factor is
much smaller than the effect of the drain current noise, and therefore there will be almost no
correlation contribution. The drain current is, given this specific design, the dominant noise
source and the main contribution to the noise factor is:
Freduced = 1 +
B
WRs
+ CWRs = 1 +
γgd0
Rsg2m
+
γgd0Rsω
2C2gs
g2m
(3.9)
Neglecting the gate noise contribution, i.e. δ=zero, also influences the minimal noise figure
NFmin. As shown in section 2.3 relation (2.18), Fmin was represented by:
Fmin = 1 +
2√
5
ωCgs
gm
√
δγ(1− |c|2) (3.10)
Making δ=0 results in a minimum noise figure of 0 dB. It is of course an unrealistic prediction
that Fminreduced = 1, though neglecting the gate noise simplifies the analytical model leading
to more design insight.
3.1.3 Analytical calculations
Both the transistor width (W ) and antenna resistance (Rs) can be varied simultaneously, while
keeping the transistor parameters, as given in appendix D, fixed. An optimal value for the
transistor width and antenna resistance can be found, leading to the lowest possible noise
factor 1. The resulting image, using the complete noise factor relation, is depicted in figure 3.2
in which the noise factor is represented in decibels (noise figure). The influence of the 3rd and
4th are pointed out in the figure.
Figure 3.2: Noise figure versus transistor width while varying Rs
Figure 3.2 shows an absolute minimum, around 0.46 dB, for every antenna resistance. The
following conclusions can be drawn from this:
• For every antenna resistance there exist an optimal transistor width;
• For every transistor width there exist an optimal antenna resistance.
1not to be confused with Fmin, since Bs can in general not be equal to Bopt in case of a purely resistive
antenna resistance
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3.2 Complex antenna impedance
The minimum noise factor Fmin is not shown in the figure. It is independent of the antenna
resistance Rs and is according to relation (3.10) equal to:
Fmin = 1 +
2√
5
ωCgs
gm
√
δγ(1− |c|2) = 1 + 0.03329 = 1.03329 (3.11)
Equivalent to a minimum noise figure NFmin of 0.14 dB.
3.1.4 Optimal transistor width
The reduced noise figure Freduced described by relation (3.9) can be used to find an expression
for the optimal transistor width, that results in the lowest noise figure given a resistive source
impedance (not Fmin). By differentiating relation (3.9) to the transistor width and setting it
equal to zero, the optimal transistor width can be expressed as:
Wopt ≈ 32
1
wLCoxRs
(3.12)
For the given transistor parameters and an antenna resistance of 50Ω a transistor width Wopt
of 618µm is found, which is similar to the optimal transistor width of 675µm found from figure
3.2 for Rs = 50Ω. Resulting in a noise figure of 0.46 dB. This small difference between the
optimal width using Freduced and the complete F shows again that the effect of the gate noise
can be neglected.
3.2 Complex antenna impedance
The previous section has shown that, when using a purely resistive antenna impedance, there
is an optimal antenna resistance and transistor width resulting in the lowest noise figure. In
section 2.2.1 it was shown that, to obtain the absolute lowest possible noise figure, NFmin,
it is necessary to match Bs to Bopt, where Bs represents the susceptance part of the source
admittance. This part can be realized by a series capacitance or an inductance. The antenna
together with the common source transistor can be represented by figure 3.3, in which Zs
represents the total source impedance.
Figure 3.3: Model for the antenna with reactance
The noise factor including de term Fmin is already given by relation (2.14). The noise factor
was described in terms of conductance and susceptance. The impedance (Zs) of the antenna
can be written in terms of conductance and susceptance by:
Zs = Rs + jXs =
1
Ys
=
1
Gs + jBs
(3.13)
In the following sections the influence of the two different types of reactance (capacitive or
inductive) will be shown.
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3.2.1 Capacitive reactance
When the antenna reactance consists of a capacitance, the model for the antenna and the LNA
is as depicted in figure 3.4.
Figure 3.4: Model for the antenna with capacitive reactance
The source impedance can be described by:
Zs = Rs + jXs = Rs +
1
jωC
Ys =
1
Zs
=
ω2RsC
2 + jωC
1 + ω2C2R2s
(3.14)
where
Im{Ys} = Bs = ωC1 + ω2R2sC2
Re{Ys} = Gs = ω
2C2Rs
1 + ω2R2sC2
(3.15)
It can be seen from relation (3.15) that not only the susceptance Bs but also the conductance
Gs is influenced by adding a reactance to the model.
Both the conductance and the susceptance depend on the antenna resistance, antenna ca-
pacitance, transistor width and the operation frequency. Relation (3.15) and the main noise
parameters from table 2.1 can be substituted in the noise factor relation (2.14). Specific values
for the transistor width and antenna capacitance can now be found such that Bs = Bopt = −Bc
and Gs = Gopt, resulting in a noise factor equalling Fmin.
Unfortunately it was found that either a negative antenna-capacitance or a negative transistor
width is needed. Negative component values are not realistic. Adding a capacitor will therefore
not result in obtaining Fmin.
3.2.2 Inductive reactance
When the antenna reactance consists of an inductor, the model for the antenna and the LNA
is as depicted in figure 3.5.
Figure 3.5: Model for the antenna with inductive reactance
The source admittance can be described by:
Zs = Rs + jXs = Rs + jωL Ys =
1
Zs
=
Rs − jωL
R2s + ω2L2
, (3.16)
where
Im{Ys} = Bs = − ωL
R2s + ω2L2
Re{Ys} = Gs = Rs
R2s + ω2L2
(3.17)
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It can again be seen that not only the susceptance Bs but also the conductance Gs is influenced
by adding a reactance to the model. In contrast to the situation with the capacitive source
reactance, Bs is now negative as desired.
Both the conductance and susceptance depend again on the antenna resistance, antenna in-
ductance, transistor width and the operation frequency. Relation (3.15) and the main noise
parameters from table 2.1 can be substituted in the noise factor relation (2.13). Specific values
for the transistor width and antenna inductance can now be found such that Bs = Bopt = −Bc
and Gs = Gopt, resulting in a noise factor equalling Fmin.
Due to the minus sign in relation (3.17) all the component values become realistic values. A
noise factor, equalling Fmin, can be obtained by adding an antenna inductance. This leads to
the conclusion that adding a series inductance leads to the lowest possible noise factor.
3.2.3 Analytical calculations
For an antenna resistance Rs = 50Ω it has been found analytically that, to obtain Fmin, a
transistor width of 197µm and an inductance value of 2.2nH are needed. Both Fmin and F ,
as represented by relation (2.13) and (2.14), can be plotted with these optimal values, resulting
in figure 3.6. Both Fmin and F are represented in decibels (noise figure).
Figure 3.6: NF compared with NFmin (analytically), with optimal source inductance
Figure 3.6 shows that there is one frequency at which NFmin and NF are the same: at the
center frequency that was used in the calculations.
From the calculation is found that the optimal transistor width given an antenna impedance
with both a restive and inductive part was 197µm. This is three times smaller compared to
the optimal transistor width of 618µm as found for a real antenna impedance of section 3.1
and as was expressed in relation (3.12). Concluding that the addition of a source inductance
reduces the optimal transistor width.
When there is, for any reason, not the freedom to choose the width of the transistor, an
inductance value can still be found to lower the noise factor. Though the obtained noise factor
is most likely not as low as Fmin. Only a specific set of inductance values has a positive influence
on the noise factor given a specific transistor width. Figure 2.5 shows that for a Bs larger or
smaller than Bopt the noise factor will increase, compared with Fmin. When Bs > 2Bopt the
noise factor can become even worse than for the situation with Bs = 0.
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The minimum noise factor Fmin has not changed due to the change of Bs. As was shown in
section 2.2.1 Fmin is expressed by:
Fmin = 1 + 2Rn[Gopt +Gc] = 1 +Gc + 2Rn
√
Gu
Rn
+G2c (3.18)
and thus independent of Bs and Gs.
The noise factor F has changed a lot due to the change of Bs and Gs, it has become very
complex. The Fredcuced noise figure relation as was given by relation (3.9) is now described by:
Freduced = 1 +
(
R2s
K2
+
(
ωCgs − ωLK
)2)
g2m +R2s
(3.19)
with L representing the antenna inductance and in which
K = ω2L2 +R2s (3.20)
Though the reduced relation indicates that δ is zero and therefore Fminreduced=0dB, as ex-
plained in section 3.1.2. Using Fminreduced means that the minimum noise figure is zero for all
transistor widths, and no optimal transistor width exists.
3.3 Summary
In this chapter has been shown that there exist an optimal antenna resistance (conductance)
together with a well chosen transistor width that achieves the lowest noise factor.
It has further been shown that adding an inductive susceptance to the source admittance lowers
the noise factor even more. For a fixed antenna resistance there exist a transistor width and
source inductance such that Fmin can be obtained. This transistor width is much smaller than
for the situation without the source inductance (section 3.1.3).
It can also be concluded that for a fixed transistor width there exist an antenna resistance and
source inductance such that Fmin can be obtained. When both the antenna resistance and the
transistor width are fixed, a source inductance can still lower the noise factor, though most
likely not as low as Fmin.
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3.3 Summary
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Chapter4
Rho-model vs MOS-model 11
In the former chapter calculations and design optimizations have been introduced with the use
of the rho-model. The results from this model can only be used for the final design when the
accuracy of the model predictions is known. It is therefore necessary to compare the rho-model
(analytical) with the MOS-model 11 (simulation). The following three situations will be inves-
tigated to compare the two models.
1) The transconductance gm as function of the gate source voltage Vgs;
2) The influence of the source impedance together with the transistor width on the noise factor;
3) The gate noise contribution to the noise factor.
In appendix E the simulation conditions are explained and the standard circuit set-up is intro-
duced.
4.1 gm versus Vgs
Both gm and Vgs are important design parameters. Therefore the influence of Vgs on gm, of
the two models, can be compared. A single transistor, with a transistor width of 200µm and
an antenna resistance of 50Ω is chosen for the first design. This transistor width is chosen to
obtain a relatively low gm, . An antenna resistance of 50Ω is a standard antenna source value.
Often, transistor parameters based on earlier research are used, though the currently used
CMOS-technology of 65nm is relatively new and transistor parameters for the rho-model where
not used before in a similar setup at the time of this project.
The transistor parameters can be derived analytically with complicated calculations. Easier
is to compare the rho-model (analytical), including known transistor parameters from former
process technologies, with the simulation model. Changing the technology variables, like Cox,
Esat and Vth can adjust the rho-model such that, in a specific range, it resembles the simulation
model. The found values can be compared with MOS-model 11 to determine if the found values
are reasonable values.
The circuit that represents the LNA as used in this section is depicted in figure 4.1. The bias
circuit consists of a voltage source to set Vgs. The inductance is added as RF choke. The drain
resistance is a noiseless resistance and will therefore not contribute to the noise figure.
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4.2 Antenna resistance and transistor width influences
Figure 4.1: Circuit used as LNA
The results are shown in figure 4.2.a and 4.2.b. It can be seen from these figures that the rho-
model resembles the simulation model when Vgs is between 500mV and 1V; there is a difference
of about 1%. The applied transistor parameters are given in appendix D; they will be used in
the remaining of the LNA design.
Figure 4.2: a) Analytical and b) Spectre simulation result for gm vs Vgs
The value for Vth in the rho-model is 450mV while in the simulation Vth is between 300mV and
250mV. The difference in Vth between the two models can be explained by the reasoning that
although both terms are named Vth, they represent something different due to the different
models.
From the reasonable fit between the rho-model and the simulation model it can be concluded
that the rho-model is accurate enough to continue with the other comparisons.
4.2 Antenna resistance and transistor width influences
In section 3.1 the theoretical influence of the antenna resistance Rs and the transistor width
on the noise factor have been introduced. It was shown that according to the rho-model an
optimal noise factor could be found when Rs and the transistor width are chosen correctly. A
simulation has been done with the LNA circuit as was shown in figure 4.1.
The simulation result is given in figure 4.3.b. For comparison reasons the result given in section
3.1 is repeated in figure 4.3.a. The value of Vgs in the Spectre simulation was fixed at 700mV,
which is in the middle of the Vgs range where the models can be compared. The value of Vod
in the calculations is chosen as Vgs-Vth=0.75V-0.450V=0.25V.
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The trend of both results is similar. For all antenna resistances there is an optimal transistor
width that leads to the lowest noise factor, and vice versa. A little difference in the level of
the noise figure is observable. This can be caused due to small differences in the transistor
parameters.
Figure 4.3: a) Analytical and b) Simulation sweep of both Rs and W
Despite the similarity in the noise figures of both the models, the transistor width to obtain the
lowest noise figure is very different. While in the rho-model, for an antenna resistance of 50Ω,
a transistor width of 675µm is resulting in the lowest noise figure, in the simulation model
the lowest noise figure is found for a transistor width of 275µm. The results from both the
analytical calculations and the Spectre simulations, for Rs=50Ω, are summarized in table 4.1.
Analytical Simulation
Width Widthreduced NF NFmin Width NF NFmin
675µm 618µm 0.46 dB 0.14 dB 275µm 0.53 dB 0.07 dB
Table 4.1: Calculation and simulation results for Rs=50Ω
For the rho-model the approximated optimal width was found to be:
Wopt ≈ 32
1
wLCoxRs
(4.1)
The transistor length, the antenna resistance and the frequency are design parameters and
equal in both the analytical calculations and the simulations. This indicates that the value for
Cox is perhaps incorrect, despite the match as found in section 4.1.
A possible reason for a different Cox was found nearly at the end of the project and will
be explained section 9.2.1. The analytical calculations that will be done in the intermediate
chapters make use of the transistor parameters as given in appendix D and as used before.
4.3 Gate noise contribution
The analytical calculations as part of section 3.1.3 led us to the noise factor relation (3.8), in
which A, B, C and D represented the values based on the parameter set in appendix D. It was
found that B and C where much larger than A and D. The used noise analysis showed that
the dominant noise source of the common source transistor is the drain current noise source,
indicating that the gate noise may be neglected. This allows a simplification of the transistor
noise model.
ICD MSc-Thesis 19 T.D.Faber
4.4 Summary
In simulation the LNA circuit of figure 4.1 can also be used to derive the noise summary. It
was found that, for a transistor width of 275µm (that gave the lowest noise according to the
results from section 4.2) and an antenna resistance of 50Ω, only a few terms contribute to the
output noise. These terms are summarized in the table 4.2.
Parameter Description Noise contribution % of total
rn of input input port noise 1.49896 ∗ 10−20 87.06
Sth of M1 thermal noise 1.67572 ∗ 10−21 11.47
rn of output output port noise 2.7401 ∗ 10−22 1.59
Sfl of M1 flicker noise 2.88348 ∗ 10−23 0.17
Sig of M1 induced gate noise 1.66901 ∗ 10−23 0.10
Table 4.2: Noise summary from simulation of single transistor (Rs=50Ω)
On the first row of this summary, the input port noise is represented. This is not a noise perfor-
mance contributing term. It can be seen that the main noise contribution is Sth, thermal noise,
representing 11.47% of the total noise. The term Sfl represents flicker noise and contributes
only 0.17%. Even less is the contribution of the term Sig, representing the induced gate noise
which is only 0.10% of the total amount of noise.
The total output noise (TON) is the sum of all noise contributions. The noise factor can be
calculated as follows:
F =
TON − rn of output
rn of input
=
1.72184 ∗ 10−20 − 2.7401 ∗ 10−22
1.49869 ∗ 10−20 = 1.1306 (4.2)
Representing this noise factor as noise figure gives NF=0.53 dB. Figure 4.3 gave, of course, the
same result.
The Spectre simulation confirm that for a common source transistor the gate noise contribution
is very small and can be neglected. The reduced minimal noise figure Fminreduced becomes zero
by neglecting the gate noise contributions as was explained in section 3.1.2. The minimal noise
figure NFmin found by simulations was 0.07dB, which is near zero. Although it is unrealistic
that Fmin = 0, it is useful for the basic understanding of a LNA described by a single common
source transistor.
4.4 Summary
Despite the small difference in gm vs Vgs of 1% and the optimal width difference the predic-
tions of the rho-model resemble the simulation model. The rho-model can therefore be used to
analyze the influences due to design changes.
When the noise figure increases or decreases in the rho-model, due to a certain design change,
it may be expected that this will also happen in the simulation model. It is much easier and
quicker to inspect first the influences on the rho-model before using the simulation model. This
saves time and gives design insight (functional dependencies) which later on can help in making
correct design choices.
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Chapter5
Power
In the previous chapters an analytical noise model, describing a common source transistor, has
been derived. One important factor has not been taken into account: power consumption.
Although a design with the lowest noise factor is desired, it is often not desired to have a high
power consumption.
To study the influence of power, one could consider power as a constraint for the noise opti-
mization. In the following sections, power will be introduced as a variable in the noise factor,
enabling analytical calculations to show the influence of power on the noise performance.
5.1 Power-constrained noise optimization
To begin with, a resistive antenna impedance Zs = Rs will be considered. A common source
transistor with its noise sources, as depicted in figure 5.1, will be analyzed. This topology was
introduced in section 2.3 and appendix A.
Figure 5.1: Common source transistor with its noise sources as input source
Often power is added to the noise figure representation in terms of circuit quality as described
by T.Lee [2][7]. The used representation of the LNA is than already more advanced compared
to a simple single transistor and the exact amount power is not specified. The power con-
strained noise optimization described next will have power as a parameter and is based on a
single common source transistor. The noise factor needs to be expressed such that it takes
power consumption into account to be able to say something about the influence of power on
the noise performance. Some of the earlier presented relations, and the relations in appendix
C, need to be linked to power dissipation.
Power is referred to as the supply voltage (Vdd) multiplied with the drain current Id, see relation
(3.2), resulting in:
Pd = Vdd × Id = VddWLCoxvsatEsat ρ
2
1 + ρ
(5.1)
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This relation (5.1) can be rearranged such that ρ is written as a function of power consumption:
ρ =
Pd ±
√
P 2d + 4PdEsatWLvsatCoxVdd
2EsatWLvsatCoxVdd
(5.2)
Both conductance gd0 and transconductance gm, described by relation (3.3) and (3.4), are
related to the relative gate overdrive voltage (ρ)[4][5][6]. With relation (5.2) both gd0 and gm
can be rewritten as a function of power:
gd0 =
µPx
2LvsatVdd
(5.3)
and by:
gm =
1 + ( Px2Py )PxµCoxEsatW
(1 + Px2Py )
2Py
, (5.4)
in which Px and Py are represented by:
Px = Pd +
√
P 2d + 4PdEsatWLvsatCoxVdd (5.5)
and
Py = 2VddWLCoxvsatEsat (5.6)
The relations for gd0 and gm, in terms of power, can be used in the noise factor relation for the
common source transistor, relation (2.16), repeated here for convenience:
F = 1 +
Rsδω
2C2gs
5gd0︸ ︷︷ ︸
ig contribution
+
γgd0
Rsg2m
+
γgd0Rsω
2C2gs
g2m︸ ︷︷ ︸
id contribution
− 2|c|
√
δγ
5
Rsω
2C2gs
gm︸ ︷︷ ︸
correlation contribution
(5.7)
Unfortunately, substituting gd0 and gm in relation (5.7) will not lead to more insight. The
substitution leads to a noise factor relation, described by FPd , that is only suitable to be used
with a mathematical tool, like Maple, for complicated analytical calculations, which will be
done in section 5.1.2. The minimal noise factor FminPd becomes also quite complicated. For
more insight in the noise contributing factor the gate noise contribution can be neglected based
on the results from section 3.1.2 and section 4.3.
5.1.1 Neglecting the gate noise contribution
As introduced in section 3.1, the contribution of the gate noise, to the noise figure, is very small
compared to the contribution of the drain noise. The found relations for gd0 and gm, given in
relation (5.3) and (5.4) can also be substituted in the reduced noise factor relation as was given
by relation (3.9) and repeated here for convenience:
Freduced = 1 +
γgd0
Rsg2m
+
γgd0Rsω
2C2gs
g2m
(5.8)
this results in a reduced power-constraint noise factor relation described by:
FPdreduced = 1 +
γPyRs
Px
( 1
R2s
+ ω2C2gs
µCoxEsatW
) (1 + PxPy )4(
1 + Px2Py
)2 (5.9)
in which Px and Py are represented by relation (5.5) and (5.6).
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The reduced minimal noise figure FminPdreduced, by neglecting the gate noise contribution
(δ = 0), is equal to 0 dB. It is of course an unrealistic prediction that FminPd = 1, though ne-
glecting the gate noise makes the analytical model much simpler leading to more design insight.
A closer look at the reduced noise factor relations reveals that relation (5.9) consist, next to
the transistor parameters, out of four variables: the desired frequency f , power consumption
Pd, the width of the transistor W and the antenna resistance Rs. The frequency is set to be
11.7GHz, the center of the LNA frequency band. With only three remaining variables it is
possible to study the influences of power on the noise factor.
Although the predictions will be done based on the reduced noise factor relation, the figures
derived by analytical calculations, with the use of a mathematical tool, will be done with the
entire power constraint noise factor FPd .
5.1.2 Analytical calculations
As shown in section 3.1.3, for a system with a resistive antenna source as depicted in figure 5.2,
there exist a minimum noise figure (not NFmin) if the antenna resistance and the transistor
width are chosen correctly. Indicating that also an optimal set can be found for the power
constrained noise optimization method.
Figure 5.2: Single transistor with resistive antenna source
For now the antenna resistance Rs is fixed at 50Ω. Using this value and the parameters given
in appendix D, only two unknown variables remain: power and transistor width. In figure 5.3.a
the influence of the transistor width on the noise performance for increasing power is shown.
Figure 5.3: a) NF and b) NFmin vs transistor width while varying power (Rs = 50Ω)
From figure 5.3.a can be seen that for a large transistor width a high power is causing less
noise. For a small transistor width the opposite occurs. The very complex noise figure relation
has a dominant part 1/W for very small transistor width, while for large transistor width the
term W is dominant. An optimal width exist, for every power, leading to minimal noise figure.
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5.1 Power-constrained noise optimization
The lowest noise figure, NF=0.47 dB is found for a transistor width of 663µm and a relatively
high power of 60mW. The minimal noise figure NFmin is different given a different power, as
can be seen from figure 5.3.b. A higher power results in a lower NFmin
This analytical result shows that for every power there is an optimum transistor width. De-
pending on the amount of power a systems may use, the optimum transistor width can be
obtained. It can further be seen that the noise difference between 20mW power and 60mW is
only 0.13 dB, which is a quite small difference for 40mW more power.
5.1.3 Spectre simulations for constant antenna resistance
The analytical calculations need to be validated by Spectre simulations. To simulate a common
source transistor with a power constraint the current Id of the transistor must be kept constant
while the transistor width is changed to find the optimal width. Qiaohui Zhang showed that a
voltage-controlled-voltage-source (VCVS) with high gain can be used [12]. The used design is
depicted in figure 5.4. With a noiseless drain resistance of 1Ω the value of the drain current Id
will be equal to the value of Vdc. Varying Vdc results in the desired current, implementing
different power consumption. For example Vdc=58.33mV gives an Id= 58.33mA which is
equivalent to 70mW power, due to a Vdd of 1.2V.
Figure 5.4: Schematic for power-constraint noise optimization
In figure 5.5.a the Spectre simulation results are shown for an antenna resistance (Rs) of 50Ω.
Similar to the analytical calculations, for a larger transistor width and higher power a lower
noise factor is obtained. The trend of the Spectre simulations is similar to the trend of the
analytical calculations, with the same transistor width difference as was found in section 4.2.
Figure 5.5: a) NF and b) NFmin (sim.) vs transistor width while varying power (Rs = 50Ω)
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The optimal transistor width is found for a power of 60mW, the same power as found in the
analytical calculations. The noise factor difference between a power of 20mW and a power of
60mW is very small. For a power of 60mW the noise figure is 0.50 dB while for 20mW power
the noise figure is 0.63 dB. A difference of only 0.13 dB for 40mW more power.
The trend of the minimal noise figure NFmin as depicted in figure 5.5.b is also similar to the
analytical NFmin in figure 5.3.b, though the minimal noise figure is lower in simulation.
The similarities between the analytical calculations and the Spectre simulations indicate that
the power constraint noise model is a representative model.
5.1.4 Spectre simulations for varying antenna resistance
It was seen, from figure 5.5 that an optimal transistor width can be found for every power-
constraint, given an antenna resistance Rs of 50Ω. Changing the value for the antenna resis-
tance changes this optimal transistor width and changes the noise performance as well. All
these variables make it very difficult to find an optimal situation.
Often, a design specification is given, eliminating at least one variable. In, for example, portable
systems low power consumptions is desired. A similar circuit as depicted in figure 5.4 has been
used for simulations but this time with Id fixed at 16.667mA; obtaining a Pd of 20mW.
Both the transistor width and the antenna resistance are varied resulting in figure 5.7. The
figure shows that for the highest antenna resistance, Rs = 120Ω, can obtain the lowest noise
figure, NF=0.50 dB. While for an antenna resistance Rs = 50Ω the lowest noise figure is
NF=0.63 dB. The difference between these minimum noise figures is only 0.13 dB.
Figure 5.6: NF (sim.) vs transistor width while varying antenna resistance (Pd = 20mW )
A similar simulation with high power (Id fixed at 58.334mA, Pd = 70mW ) results in figure 5.7.
This leads to a situation where the antenna resistance Rs = 50Ω obtains the lowest noise fac-
tor: 0.51 dB. The absolute minimum noise figures NFmin for Pd = 20mW and for Pd = 70mW
are the same as depicted in figure 5.5, since the minimum noise figure is independent of the
antenna resistance Rs.
Again is found that the noise difference for low and high powers is relatively small. The
influence of the antenna resistance is different given a different power. For high power a small
antenna resistance and for low power a high antenna resistance leads to the minimum noise
figure.
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Figure 5.7: NF (sim.) vs transistor width while varying antenna resistance (Pd = 70mW )
5.2 Power-constrained noise optimization including Bs
In section 3.2.3 has been shown that Fmin can be obtained with a proper choice of the transistor
width and antenna inductance. Based on the same approach as described in section 5.1 a power
constraint noise factor relation can be derived. While including both the antenna resistance
and the source inductance, as depicted in figure 5.8, both the antenna conductance (Gs) and
the antenna susceptance (Bs) will be used as described in section 3.2.2 and relation (3.17),
repeated here for convenience.
Im{Ys} = Bs = − ωL
R2s + ω2L2
Re{Ys} = Gs = Rs
R2s + ω2L2
(5.10)
Figure 5.8: Single transistor with complex antenna source
The noise figure relation, including both power as a constraint and the relations from (5.10),
becomes too difficult to give design insight. The reduced noise figure is now described by:
FPdreduced = 1 +
γPyRsK
Px
( R2s
K2
+
(
ω2C2gs − ωLK
)
µCoxEsatW
) (
1 + PxPy
)4
(
1 + Px2Py
)2 (5.11)
with L representing the antenna inductance and in which
K = ω2L2 +R2s (5.12)
5.2.1 Analytical calculations with Rs=50Ω
A different optimal set for every power and antenna resistance can be found. In table 5.1 the
optimal sets for a standard antenna resistance of 50Ω and a operating frequency of 11.7GHz,
are given for both the complete noise figure relation and the reduced noise figure relation.
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Complete noise figure Reduced noise figure
FPd FPdreduced
Power Width Inductance Width Inductance
10mW 289µm 1.4 nH 200µm 1.9 nH
20mW 234µm 1.8 nH 164µm 2.4 nH
30mW 189µm 2.3 nH 134µm 2.9 nH
40mW 150µm 2.9 nH 107µm 3.7 nH
50mW 115µm 3.8 nH 84µm 4.9 nH
60mW 83µm 5.3 nH 61µm 6.8 nH
70mW 53µm 8.1 nH 40µm 10.5 nH
Table 5.1: Power vs optimal design set
From these optimal sets can be seen that the difference between the two noise figures becomes
smaller for higher power. The reduced noise figure, which is less complicated, can be used for
rough predictions.
With the optimal design set for the complete noise figure, figure 5.9 can be derived analytically
The minimum noise figure NFmin can also be derived to show that a noise figure equalling
NFmin is obtained given the optimal design set. For a few of the power settings, from table
5.1, NF and NFmin are depicted simultaneously in figure 5.10.
Figure 5.9: NF (analytical) versus transistor width, while varying power
Figure 5.10: NF and NFmin (Analytical) versus transistor width, while varying power
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From the simulations shown in figure 5.9 and 5.10 can be seen that for a high power a small
transistor width and a relatively large inductance value are needed to obtain NF=NFmin The
noise figure is the smallest with the highest power. It can also be seen that a small change in
transistor width has bigger influence on the noise figure for high powers than for low powers.
Although Fmin was not changed due to the addition of the gate inductance it has changed by
the addition of the power constraint. As can be see from figure 5.10 that the NFmin is the
lowest for the highest power, though the absolute minimum is around 0.1 dB.
Compared with the outcomes of section 5.1.2, where the antenna impedance was purely resis-
tive, it can be seen that a higher power now leads to a much smaller optimal transistor width
and a lower noise performance.
5.2.2 Spectre simulations with Rs=50Ω
The analytical calculations with Rs=50Ω can be validated by comparison with Spectre simu-
lations. The same circuit as from section 5.1.3 is used expanded with an antenna inductance,
as depicted in figure 5.11.
Figure 5.11: Schematic for power-constraint noise optimization including antenna inductance
First only the NFmin is simulated and shown in figure 5.12, from this figure can be seen that
NFmin is increasing for very small transistor widths, especially for higher powers. When the
gate inductance will be added such that NF=NFmin this increase of noise figure means that
for very small transistor widths the noise figure will increase as well compared to a little bigger
transistor width.
Figure 5.12: NFmin versus transistor width while varying power
The NFmin as predicted by the rho-model (analytical) did not show this change in NFmin for
different transistor width, and is therefore not accurate enough for very small transistor widths.
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In figure 5.13 the simulation results are shown for a power of 20mW while varying the gate
inductance. From this figure can be seen that adding a gate inductance will lead to a much
lower noise figure. Though the change of gate inductance hardly changes the minimal noise
figure (≈0.1 dB), while it does change the optimal transistor width.
Figure 5.13: Noise figure versus transistor width while varying gate inductance
Based on the results found in this section a high power will only result in the lowest noise figure
given a certain transistor width. Depending on the type of circuit optimal power can be found.
5.2.3 Analytical calculations with Rs=90Ω
In section 5.1.4 was introduced that, given a power of 20mW, a higher antenna resistance
gives a lower noise figure. Now an antenna inductance is added to the circuit the influence of a
higher antenna resistance may have changed. Changing the antenna resistance to a higher value
has resulted in some calculation problems. It has been found, analytically, that the highest
antenna resistance that still allowed calculations was an antenna resistance of 90Ω. Though
the maximum power for this resistance was 40mW. A higher power introduced a non existing
design set (with negative component values). For the lower powers the model was able to derive
a solution and the optimal transistor width and antenna inductance are summarized in table
5.2.
Power Transistor width Antenna inductance
10mW 135µm 3.1 nH
20mW 91µm 4.7 nH
30mW 56µm 7.7 nH
40mW 26µm 16.3 nH
Table 5.2: Power vs optimal design set
With these design sets for an antenna resistance of Rs = 90Ω a figure can be derived as de-
picted in figure 5.14. The minimal noise figure (NF90) as depicted in figure 5.14 is shifted to
the left compared with the minimal noise figure of the original antenna resistance of Rs = 50Ω
(NF50) as depicted in figure 5.10. The difference between NF50 and NF90 for a power of 20mW
is only 0.03 dB (0.16 dB-0.13 dB), which can be neglected.
The rho-model predicts that a standard antenna resistance will give almost the same noise
figure, so it is not necessary to redesign the antenna resistance.
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Figure 5.14: Noise figure NF and NFmin (analytical), while varying power (Rs = 90Ω)
5.2.4 Spectre simulations with Rs=90Ω
The calculations from section 5.2.3 have shown that for a higher antenna resistance the optimal
width given an optimal antenna inductance gets smaller.
Comparing the results from section 5.2.1 with section 5.2.2 showed that the optimal width in
the simulation is much smaller than the optimal width found analytically. Simulations with an
Rs=90Ω lead to optimal transistor widths so small that even for a relative small power, Vgs
becomes higher than its supply voltage and deriving simulation results is no longer possible.
5.3 Summary
This chapter has shown that power has an influence on the noise figure of a single transistor.
A higher power, together with a big transistor width, obtains a lower noise figure. Though this
difference between the noise figures for different power levels is relatively small.
Adding an inductance to the antenna results in a different influence of the power and the
antenna resistance. High power results in a design set with a small transistor width and a
relative large inductance. Simulations have confirmed that higher power result in very small
optimal transistor width when a gate inductance is introduced. For every gate inductance value
a different optimal transistor width can be found.
A change of antenna resistance can also influence the noise figure. If the lowest possible noise
factor is desired, changing the antenna resistance Rs to a different value can have a (relatively
small) positive effect on the noise performance. The addition of a source inductance to the
circuit, to obtain Fmin, minimizes the influence of a different antenna resistance Rs even more.
Based on all the results from this chapter it has been found that increasing power can have
either a positive or a negative influence on the noise figure, depending on the transistor width.
Overall it is not desired to have large power consumption. A power constraint of 20mW can
be used, this power is still high enough to give low noise figures and its lowest noise figure is
obtained for a reasonable small transistor width (smaller than 250µm).
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Low Noise Amplifier (LNA) Design
In the previous chapters the main noise sources of an LNA have been introduced and their
influence has been explored. Both the analytical calculations and the Spectre simulations have
shown that it is theoretically possible to obtain noise figures below 1 dB. In this chapter more
low noise amplifier design issues will be considered. The first section defines the specifications
of the LNA that needs to be designed. In the following sections the common design choices
will be explained, in order to introduce the final design.
The in- and output parts of the LNA are omitted from all the figures, they can be found in
appendix E together with more details on the simulations setup and the used analysis.
6.1 Requirements
In table 6.1 the design specifications and requirements for the CMOS low noise amplifier are
summarized. An explanation of these requirements is given beneath.
Specification Symbol Target
Supply voltage Vdd 1.2V
Available gain Ga > 10 dB
Noise figure NF <1 dB
Input reflection coefficient S11 <0 dB
Power consumption PD ≤20mW
Frequency band f 10.7-12.75GHz
Reverse isolation S12 required
3rd order input interception point IIP3 >-10 dBm
Table 6.1: LNA specifications
A gain of 10 dB is chosen as absolute minimum, based on the thesis from Araldo Kraats [13]
this is the absolute minimum gain that the LNA must have to be implemented in the satellite
system. The noise figure below 1 dB is needed to compete with currently available LNAs.
Power match is not absolutely required, assuming that the LNA will be implemented close
enough to the antenna to overcome reflections. The input reflection coefficient S11 can be any
value, as long as it is beneath 0 dB. When a reasonable power match can be obtained while
fulfilling the requirement of a noise figure of 1 dB this is of course preferred.
The LNA will be used for satellite receiver applications, which has a frequency band, known
as the Ku-band, from 10.7GHz to 12.75GHz. The LNA must fulfill the specifications for this
frequency band.
31
6.2 Circuit Design
A power constraint of 20mW is chosen since in chapter 5 was found that, for a single common
source transistor with large transistor width, a higher power resulted in only slightly better
noise performance. High power consumption is often not desired and neither is a large transis-
tor width. A choice has been made to have a power constraint of 20mW for the final circuit.
This power is still high enough to give low noise figures and its lowest noise figure is obtained
for a reasonable small transistor width (smaller than 250µm).
The reverse isolation of an LNA determines the amount of LO signal that leaks from the output
(mixer) to the antenna. This leakage arises from capacitive paths, substrate coupling etc (Miller
effect). Insufficient isolation can cause feedback and even instability. The reverse isolation is
characterized by the reverse transducer gain power |S12|2.
Both gain variation and group delay variation are not considered as requirements, they can be
digitally corrected since the LNA will be designed for a completely new (digital) environment.
6.2 Circuit Design
A common source (CS) transistor has been used to model the LNA. Unfortunately an LNA
is in practise not as simple as a common source transistor, and it can not fulfill the design
specifications. In the following sections the chosen LNA design, fitting the specifications, will
be introduced and explained with the help of the theory from the previous chapters.
6.2.1 Antenna inductance as gate inductance
As has been introduced in section 3.2.2 adding a series inductance to the antenna source makes
it possible to obtain Fmin or at least to lower the noise factor. It is difficult to change the
antenna impedance, easier is to add an inductance to the LNA as a gate inductance. In figure
6.1 this gate inductance Lg is shown together with a common source stage with resistive load,
referred to as CS+LG+RD.
Figure 6.1: Common source transistor with gate inductance (CS+LG+RD)
This gate inductance can have a similar effect as an antenna inductance: it allows to obtain
Fmin, as long as the inductance is properly chosen.
The gate inductance Lg further sets the oscillation frequency. It must be said that a situation
can be found where the oscillation peak is not at the center-frequency (11.7GHz) of the fre-
quency band, though the overall noise factor is lower, as represented in figure 6.2. The situation
with overall lower noise (lowest line) is a better choice given the current design specification.
So the addition of Lg will be used to lower the noise figure in the entire frequency band instead
of only at the center of the frequency band.
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Figure 6.2: Noise figure example for different resonance frequencies
6.2.2 Source degeneration
With an inductance added to the source and to the gate of the transistor, as depicted in figure
6.3, power match can be obtained. This type of circuit, referred to as CS+LG+LS+RD, has
been investigated by A. van der Ziel [10] and it is explained in more detail in appendix B.2.
Figure 6.3: Narrowband LNA, biasing not shown (CS+LG+LS+RD)
The susceptance Bs, for a single MOS transistor, to obtain Fmin (noise match) equals the
susceptance Bopt as was given by:
Bopt = −Bc = ωCgs
(
1− gm
gd0
|c|
√
δ
5γ
)
(6.1)
while the susceptance Bs to obtain power match, with the source degeneration circuit as de-
picted in figure 6.3 must be:
Bs =
1
Xs
=
1
−jω(Ls + Lg) = ωCgs (6.2)
Unless the second term of Bopt is zero, power match and noise match will not occur simultane-
ously. Fortunately it was found that the gate noise contribution was relatively small indicating
that the second term of Bopt, including the gate noise term δ, will be very small. The difference
between Bopt and Bs is therefore also very small, resulting in almost similar noise figures for
the single transistor and the source degenerated transistor [4][5][6].
In the design for the required CMOS LNA, is assumed that the LNA is mounted close enough to
the antenna, eliminating the need for input impedance matching. It is therefore not obligatory
to implement Ls. Simulations, as presented in the next chapter, will determine if the additional
Ls can be used to obtain the lowest or nearly lowest noise factor while at the same time obtaining
a reasonable power match (S11 < 10 dB), referred to as n+p match.
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6.2.3 Single-ended LNA
Completing the design requires a bias and an output circuitry. A typical single-ended LNA
with bias circuit is depicted in figure 6.4.a. The cascode transistorM2 reduces the Miller effect,
improves the reverse isolation, and controls the drain voltage ofM1 and the output conductance.
The drain inductance Ld instead of a drain resistance ensures a high gain at the output. An
additional capacitance at the output can be used to create resonance at the center frequency.
The Mbias transistor forms a current mirror with M1, the transistor width of Mbias is very
small to minimize the power overhead in this bias circuit.
The current throughMbias can be set by Rc in conjunction with the Vgs ofM1. Resistance Rbias
is chosen large enough to be able to ignore its current noise contribution but also to ensure a
high impedance bias path for the AC-input signals.
Figure 6.4: Single ended LNA with and without source degeneration
The circuit as depicted above can be described by CS+CASC+LG+LS+LD when the source
inductance is included and as CS+CASC+LG+LD when the source inductance is not included.
From now on, the term CASC for the cascode transistor and LD for the inductive load will no
longer be specified.
6.3 Influences on the noise factor
Adding the extra components including the bias circuit will introduce a negative effect on
the noise performance and most likely also on the transistor width obtaining the lowest NF .
The addition of the components is needed to be able to fulfil all the design requirements though.
The noise contribution of the bias circuit can be calculated when the bias transistor is considered
a simple small signal resistor 1/gmbias in parallel with Rc. Assuming that Rc is much bigger
than 1/gmbias, resistance Rc may be neglected. The current noise due to the bias transistor
can be calculated, in worst case conditions (power match), by:
i2Mbias =
4KT 1gmbias
(1/gmbias +Rbias +
Rs
2 )
2
(6.3)
Rbias and Rs are large and therefore the current noise of the bias transistor may be neglected.
The current noise contributed to the LNA by Rbias is in worst case conditions (power match):
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i2Rbias =
4KTRbias
(1/gmbias +Rbias + Rs2 )
2
≈ 4KT
Rbias
(6.4)
Showing that Rbias should be large enough to neglect its noise contribution.
The main extra noise contribution will come from the inductances Lg and Ls. An ideal inductor
will be lossless and noiseless irrespective of the amount of current flowing through the winding.
Unfortunate inductors have winding resistance and substrate losses. This resistance appears as
a resistance in series with the inductor, the series resistance. Electrical current flowing through
the coil will be converted into heat due to this resistance. Causing a loss of inductive quality.
6.3.1 Q factor
The quality factor (or Q) of an inductor is the ratio of its inductive reactance to its resistance
at a given frequency and is a measure of its efficiency, as is given in relation (6.5) in which
L now represents the inductance value. A high Q factor approaches the behavior of an ideal,
lossless, inductor.
Q =
ωL
RL
(6.5)
Using inductances with a high quality factor will minimize the additional noise contributing
effects. In simulations it is possible to include the parasitic noise influences of the inductances,
though another option would be to add resistances to the circuit representing the noise contri-
bution from the inductances as is done in figure 6.5.
Figure 6.5: Single ended LNA including parasitics (CS+LG+LS)
The resistance values for RLd, RLg and RLs are determined with relation (6.5) for the center
frequency of 11.7GHz. This high frequency causes the resistances to be relatively large com-
pared to LNAs designed for lower frequencies. This high frequency makes it difficult to design
an LNA with low noise performance.
The analytical model has not included the quality factor of the inductances, which makes the
model less accurate with respect to the simulations. In chapter 9, a more advanced noise model
will be shown, including the quality factor.
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6.4 Bias circuit for simulations
The bias circuitry, as introduced in section 6.2.3 sets the Vgs of M1. When not all component
values are known it is not advised to simulate the circuit with this type of bias circuitry.
For the simulations an ideal voltage source will be used, fixing the drain current for the given
power constraint, as represented in figure 6.6. This bias circuitry changes the Vgs automatically
to obtain a fixed power during simulation, by setting Vref=Iref=16, 667mV a fixed power of
20mW is obtained. This bias circuit does not contain any noise contributing components and
is therefore noiseless.
Figure 6.6: LNA with and without source degeneration, including ideal bias circuit
Although is has been shown in section 6.3 that the noise contribution of the bias circuit can
be neglected, a small difference between the noise performance of both bias circuits can be ex-
pected. When the final design is known the current through M1 will determine the component
values for the bias circuit and the bias circuit can be implemented in the final design.
The circuits with the bias circuit used for simulations will be referred to as CS, CS+LG
and CS+LG+LS, after implementing the practical bias circuit they are referred to as CS+B,
CS+LG+B and CS+LG+LS+B.
6.5 Summary
This chapter has introduced a circuit with inductive source degeneration for power match.
It has been explained that when the LNA will be placed close enough to the antenna, noise
match is more important than power match and therefore it is not obligatory to implement
a source inductance Ls. Though if a circuit design can be found that obtains the minimal or
near minimal noise figure while at the same time obtaining a reasonable power match (S11 <
10 dB), implementing Ls is preferred.
The single-ended LNA design is introduced in which a cascode transistor is implemented to
increase the gain and reduce the interaction of the tuned output with the tuned input.
The losses of the inductances are explained using the quality factor. The high frequency causes
the parasitic losses to be of a reasonable size, which makes it more difficult to obtain a low
noise performance. Lastly the bias circuit as used for simulations has been shown.
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Simulations with the LNA design
In chapter 3 its has been explained, and in chapter 4 it has been verified that there exists, for a
common source transistor LNA with a fixed antenna resistance, an optimal transistor width to
obtain the best noise performance. In this chapter the optimal transistor width, for the design
as was introduced in chapter 6, will be determined with Spectre simulations. The circuit will
be simulated with two different antenna resistances, both with and without the source and gate
inductance, to show the influence of these inductances on the optimal width. If not specified
differently the simulations are done for a frequency of 11.7GHz.
7.1 Common source + cascode transistor
The LNA circuit that is used as first is depicted in figure 7.1 (CS) with Q=∞. The used bias
circuit is the one as given in figure 6.6, which was designed such that a fixed power of 20mW
is obtained as explained in section 6.1. The input and output parts of the LNA circuit are still
omitted from the figures; they can be found in appendix E. The antenna resistance was varied
from 50Ω to 150Ω in the simulations.
Figure 7.1: Common source + Cascode with inductive load, bias circuit not shown
From the simulation results, as depicted in figure 7.2 it can be found that for the standard
antenna resistance of 50Ω and Q=∞, the lowest noise figure of about 0.80 dB, for a transistor
width of 190µm. The lowest noise figure of about 0.70 dB is obtained for an antenna resistance
of 100Ω. Simulations with both antenna resistances, Rs = 50Ω and Rs = 100Ω, will be done
for the entire circuit, to compare their noise figures. Expected is, as was also found in section
5.2.3, that the change of antenna resistance will only have a small influence on the noise figure,
if at all.
This simulation result is similar to the results shown in chapter 5 figure 5.6. There is a small
difference in the optimal width given a certain antenna resistance, caused by the addition of
the cascode transistor.
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7.1 Common source + cascode transistor
Figure 7.2: Noise figure versus transistor width while varying antenna resistance
A noise summary, as given in table 7.1 for a transistor width of 190µm and an Rs = 50Ω,
shows the noise contributing parts. It can be seen that the thermal noise ofM1 is still the main
noise contributing part. The thermal noise of M2 has far more influence than the induced gate
noise of M1, which again shows that gate noise may be neglected.
Parameter Description Noise contribution % of total
rn of input input port noise 7.7672 ∗ 10−18 78.63
Sth of M1 thermal noise 1.3998 ∗ 10−18 14.17
rn of output output port noise 5.46511 ∗ 10−19 5.53
Sth of M2 thermal noise 1.7717 ∗ 10−19 1.80
Sfl of M1 flicker noise 1.4634 ∗ 10−20 0.15
Sig of M1 induced gate noise 1.969 ∗ 10−21 0.08
Sfl of M2 flicker noise 3.3653 ∗ 10−21 0.02
Sig of M2 induced gate noise 1.6857 ∗ 10−22 0.00
Table 7.1: Noise summary from Spectre of cascode stage with Rs = 50Ω
F =
TON − rn of output
rn of input
=
9.8778 ∗ 10−18 − 5.4651 ∗ 10−19
7.7672 ∗ 10−19 = 1.202 (7.1)
A noise factor of 1.202 equals a noise figure of 0.80 dB, as was also found from the simulation
represented in figure 7.2.
Both the noise figures NF and NFmin for the CS circuit from section 5.1.3 and the CS+CASC
circuit just presented are depicted in figure 7.3. Due to the addition of the second transistor
(M2) the noise figure has increased by about 0.16 dB compared with the noise figure results
from section 5.1.3.
The minimum noise figure NFmin of the LNA has also changed due to the addition of the
cascode transistor. The NFmin given a transistor width of 190µm varies between 0.2 dB at
10.7GHz and 0.26 dB at 12.75GHz. A larger transistor width leads to a higher NFmin.
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Figure 7.3: Noise figure versus frequency given an antenna resistance Rs = 50Ω
7.2 LNA design with Rs = 50Ω
The previous section introduced that for an antenna resistance of Rs = 50Ω the optimal width
to obtain the lowest noise figure was 190µm. This dimension was found for the CS circuit.
The next step is to add both gate and source inductances to investigate their influence.
Earlier simulations where done having an infinite Q factor, as was explained in section 6.3 this
is not realistic. With the currently available technology a Q factor of 10 is feasible. With this
Q factor the inductance resistance can be described as a function of the center frequency and
the inductance: RL = 0.1ωL, in which L represents the inductance.
First a simulation is done, only with inductance Ld = 2nH and its parasitics (CS). It was
found that the parasitics of Ld has hardly any influence on the noise figure. The lowest noise
figure of 0.82 dB, was obtained for a transistor width of 190µm. This is almost the same noise
figure as was found in section 7.1: NF=0.80 dB.
While including the gate inductance Lg as shown in figure 7.4 block B (CS+LG), with a finite
Q factor of 10, it is difficult to obtain a reasonable low noise figure. The noise contribution
of the parasitics is quite large. The lowest noise figure of 0.75 dB at the center frequency of
11.7GHz was found using a gate inductance of Lg = 300 pH and a transistor width of 190µm.
This is only 70mdB less than without the gate inductance (0.82 dB for CS)
Figure 7.4: CS+LS+LG, bias circuit not shown
ICD MSc-Thesis 39 T.D.Faber
7.2 LNA design with Rs = 50Ω
With the addition of the source inductance Ls as shown in figure 7.4 block A (CS+LG+LS),
will increase the noise figure and obtains a reasonable power match S11 <10 dB, referred to
as n+p match, . For a gate inductance Lg = 600 pH and a source inductance Ls = 100 pH a
noise figure of 0.81 dB was obtained (at 11.7GHz) with an input reflection coefficient S11 below
-10 dB, for the entire frequency band. This was the optimal setting to obtain reasonable power
match and simultaneously a low noise figure.
Figure 7.5: a) Noise figure and b) S11 versus frequency for n+p match
Both the noise figure and the input reflection coefficient S11, of he CS+LG+LS circuit, are
represented in figure 7.5.a and 7.5.b respectively. The noise figure of 0.81 dB at 11.7GHz is
similar to the noise figure of 0.82 dB at 11.7GHz as was found for the circuit CS without the
gate and source inductances, with as difference that now also a reasonable power match has
been obtained.
Simulations have also been done with only the source inductance (CS+LS). This did not lead
to a lower noise figure given the specified frequency band, nor did it lead to power matching.
The combination of both the gate and the source inductance makes a low noise figure together
with a reasonable power match possible.
7.2.1 Gain and S-parameters
For the circuit for n+p match circuit, CS+LG+LS Q=10, the available gain (Ga), the transfer
gain (Gt), and two of the remaining S-parameters have been simulated. The results are as
depicted in figure 7.6.
Figure 7.6: Simulation results, for noise match design (Rs = 50Ω)
It can be seen that the available gain is according to the design specifications. Furthermore the
transducer gain is the same as the forward transmission coefficient (S21), as is expected (for
LNAs). The reverse transmission coefficient (S12) is also very good.
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7.2.2 Summary for Rs = 50Ω
In table 7.2 the simulation results, based on an antenna resistance of 50Ω, are given. The noise
figure is given for the center frequency of 11.7GHz. For both S11 and S21 the worst case, for
the entire frequency band, is given.
Circuit type Width Lg Ls NF NFmin S11 S21
CS Q=∞ 190µm - - 0.80 dB 0.24 dB <-0.6 dB >15.4 dB
CS Q=10 190µm - - 0.82 dB 0.24 dB <-0.7 dB >14.9 dB
CS+LS Q=10 200µm - 100 pH 0.79 dB 0.33 dB <-4.3 dB >12.3 dB
CS+LG Q=10 190µm 300 pH - 0.75 dB 0.55 dB <-1.5 dB >16.4 dB
CS+LG+LS Q=10 190µm 600 pH 100 pH 0.81 dB 0.75 dB <-10. dB >13.4 dB
Table 7.2: Results summary of LNA simulations with Rs = 50Ω
In the analytical model the gate inductance was added as an ideal source inductance. The
NFmin simulated is determined for the entire circuit including the inductance and its losses,
therefore the minimal noise figure NFmin has increased.
The CS+LG design with Q=10 is the best choice if the lowest noise performance is desired.
Though the CS+LG+LS design with Q=10 is better if a low noise figure and a reasonable
power match (n+p match) are desired.
7.3 LNA with Rs = 100Ω
Similar simulations as done in the previous sections have been done for this section. This time
for an antenna resistance of 90Ω. It was found in section 7.1 that this antenna resistance
resulted in the lowest possible noise figure. If not specified differently the simulations are per-
formed at 11.7GHz and a power of 20mW is used as constraint.
The simulations that need to be done for given the antenna resistance Rs = 100Ω are the same
as for the antenna resistance Rs = 50Ω. Except the gain and S-parameters for the n+p match
design the simulation results will be summarized in section 7.3.2.
7.3.1 Gain and S-parameters
For the CS+LG+LS design with Q=10 a noise figure of 0.80 dB has been found for a transistor
width of only 130µm. For this design, the available gain (Ga), the transfer gain (Gt), and two
S-parameters have been simulated as well. The results are depicted in figure 7.7.
Figure 7.7: Simulation results, for noise match design (Rs = 100Ω)
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7.4 Noise match versus power match
Again can be seen that the available gain is according to the design specifications. The transfer
gain is the same as the forward transmission coefficient (S21), as expected, and the reverse
transmission coefficient (S12) is very good.
The noise figure of the CS+LG+LS design with Q=10 is almost the same compared to the
same design with a standard antenna resistance of 50Ω.
7.3.2 Summary for Rs = 100Ω
In table 7.3 the simulation results, with an antenna resistance of 100Ω, are tabulated. The
noise figure is given for the center frequency of 11.7GHz. For both S11 and S21 the worst case,
for the entire frequency band, is given. The CS+LG design with Q=10 is the best choice if the
lowest noise performance is desired, this design also has the highest S21 value.
Circuit type Width Lg Ls NF NFmin S11 S21
CS Q=∞ 130µm - - 0.71 dB 0.22 dB <-0.3 dB >15.4 dB
CS Q=10 135µm - - 0.74 dB 0.22 dB <-0.4 dB >15.0 dB
CS+LG Q=10 130µm 450 pH - 0.71 dB 0.53 dB <-1.0 dB >15.8 dB
CS+LG+LS Q=10 130µm 1nH 200 pH 0.79 dB 0.78 dB <-10 dB >11.7 dB
Table 7.3: Results summary of LNA simulations with Rs = 100Ω
7.4 Noise match versus power match
One remaining question is if indeed a lower noise figure can be obtained when using the noise
match method instead of a good power match method [4][5][6]. Based on the outcomes of
section 7.2 simulations will be done with both the antenna resistance of 50Ω and 100Ω.
The power match description from appendix B.2 and the inductively-degenerated LNA in-
cluding the Q factor (CS+LG+LS) is used. To start with a good power match method it is
necessary to choose a transistor width. Any width may be chosen though for now the optimal
width, as found in section 7.1, will be used. The rho-model gives an estimate of the Cgs that is
needed to calculate both Ls and Lg. After some initial simulations, good power match values
for the inductances have been found and the circuit has been simulated.
Both the results for the n+p match and for a good power match with an antenna resistance of
50Ω are given in table 7.4.
Circuit Rs Width Lg Ls NF NFmin S11 S21
n+p match 50Ω 190µm 600 pH 100 pH 0.81 dB 0.75 dB <-10 dB >13.4 dB
power match 50Ω 190µm 900 pH 140 pH 0.98 dB 0.88 dB <-20 dB >12.3 dB
Table 7.4: Design parameters and reflection coefficients for n+p match and power match
Both the noise figure and the input reflection coefficient, for a good power match and for a
reasonable power match (n+p match) as was already described in section 7.2 are plotted in
figure 7.8a and b, indicated with the term power match and n+p match.
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Figure 7.8: Noise figure and S11 for Rs=50Ω, PD=20mW
From figure 7.8.a can be seen that the noise figure for the n+p match method is at least 0.10 dB
lower than for a good power match method, due to the need of a much bigger gate inductance.
In figure 7.8.b the input reflection coefficient is shown and indeed a good power match method
gives a much lower S11, especially at the center frequency.
For an antenna resistance of 100Ω both the results of the n+p match and for a good power
match are given in table 7.5.
Circuit Rs Width Lg Ls NF NFmin S11 S21
n+p match 100Ω 130µm 1nH 200 pH 0.79 dB 0.78 dB <-10 dB >11.7 dB
power match 100Ω 130µm 2nH 375 pH 1.20 dB 1.05 dB <-20 dB > 8.0 dB
Table 7.5: Design parameters, noise figure and reflection coefficients for n+p match and power
match
Both the noise figure and the input reflection coefficient, for good power match and for a
reasonable power match (n+p match) as found in section 7.3 are plotted in figure 7.9a and b,
indicated with the term power match and n+p match.
Figure 7.9: Noise figure and S11 for Rs=100Ω, PD=20mW
From figure 7.9.a can be seen that the noise figure for the n+p match method is at least 0.25 dB
lower than for a good power match method, due to the need of a much bigger gate inductance.
In figure 7.9.b the input reflection coefficient is shown and indeed a good power match method
gives a much lower S11, especially at the center frequency.
Comparing the results in table 7.5 with those in table 7.4 shows that an antenna resistance of
50Ω gives the best noise figure results given a good power match design.
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7.5 Final design including practical bias circuit
The noise figure of an LNA for satellite receivers must be as low as possible. Therefore the
noise match method with an antenna resistance of 50Ω is better especially since the LNA can
be mounted close to the antenna so the impedance match does not need to be very good. The
chosen width for the power match method was the same as for the noise match approach, any
other width would give another (worst) noise performance.
7.5 Final design including practical bias circuit
For both the n+p noise match method and a good power match method the ideal bias circuit
as described in section 6.4 was used. The circuit as depicted in figure 7.10, with the practical
bias circuit designed such that the power is set to 20mW, is used for the next simulations.
Figure 7.10: Block A) CS+LG+LS+B and Block B) CS+LG+B
The following four circuits, together with an antenna resistance of Rs=50Ω, will be simulated:
A) basic CS+B Q=∞;
B) noise match CS+LG+B Q=10;
C) n+p match CS+LG+LS+B Q=10;
D) good power match CS+LG+LS+B Q=10.
For these circuits the component values, as depicted in table 7.6, have been found to obtain
the best performance. The final simulation results are depicted in table 7.7. The noise figure is
given at three different frequencies and for S11 and S21 the worst case, for the entire frequency
band, is given.
Circuit Rs M1,2 Mbias Ld Lg Ls Rc Rbias
A 50Ω 255µm 20µm 2nH - - 290Ω 20 kΩ
B 50Ω 190µm 20µm 2nH 400 pH - 190Ω 20 kΩ
C 50Ω 190µm 20µm 2nH 600 pH 100 pH 165Ω 20 kΩ
D 50Ω 190µm 20µm 2nH 900 pH 140 pH 155Ω 20 kΩ
Table 7.6: Used component values per circuit (Rs = 50Ω)
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Circuit 10.7GHz 11.7GHz 12.7GHz S11 S21
NF NFmin NF NFmin NF NFmin
A 0.80 dB 0.30 dB 0.87 dB 0.32 dB 0.91 dB 0.34 dB <-0.9 dB >14.1 dB
B 0.76 dB 0.59 dB 0.77 dB 0.65 dB 0.79 dB 0.69 dB <-1.9 dB >16.6 dB
C 0.83 dB 0.71 dB 0.84 dB 0.77 dB 0.86 dB 0.83 dB <-11 dB >13.3 dB
D 0.96 dB 0.84 dB 1.05 dB 0.91 dB 1.07 dB 0.97 dB <-20 dB >12.3 dB
Table 7.7: Simulation results per circuit (Rs = 50Ω)
The noise figure of circuit C has increased from 0.81 dB to 0.84 dB at 11.7GHz due to the noise
of the bias circuit. The noise summary of circuit type C, depicted in table 7.8, shows that only
the bias resistance Rbias of the entire bias circuit contributes to the output noise. The thermal
noise of the non-ideal gate inductance is the main noise source.
Parameter Description Noise contribution % of total
rn of input input port noise 5.07696∗10−18 76.0
rn of output output port noise 5.18873∗10−19 7.77
rn of Rlg resistance noise 4.47642∗10−19 6.71
Sth of M1 thermal noise 3.82936∗10−19 5.74
Sth of M2 thermal noise 1.37743∗10−19 2.06
rn of Rls inductance loss 7.03976∗10−20 1.05
rn of Rbias resistance noise 2.47949∗10−20 0.37
rn of Rld inductance loss 1.746 ∗10−20 0.26
Sig of M1 induced gate noise 1.08253∗10−20 0.16
Sfl of M1 flicker noise 3.94132∗10−21 0.06
Sfl of M2 flicker noise 1.47634∗10−21 0.02
Sig of M2 induced gate noise 3.50692∗10−22 0.01
Table 7.8: Noise summary of Spectre for circuit B (Rs = 50Ω)
The n+p match design (circuit C) has also been designed and simulated for a power of 10mW
and 30mW to verify that a choice of 20mW is sensible. It has been found that the noise
factor of an optimized design is nearly independent of power dissipation. A power constraint
of 20mW is therefore indeed sensible
All four circuits obtain a noise figure near the critical 1 dB. Unfortunately more parasitics need
to be included, which will be explained and simulated in the next chapter.
7.6 Summary
Only a small improvement in noise figure is reached by using a gate inductance due to its par-
asitic resistance. For a small amount of extra noise a reasonable power match can be obtained
when both a gate inductance and a source inductance are added to the circuit.
Initially a higher antenna resistance, given a power constraint of 20mW, resulted in a lower
noise figure, though completing the design shows that a standard source antenna of 50Ω gives
the same noise performance.
It has been found that the noise match circuit CS+LG+B reaches the lowest noise figure,
smaller than 0.8 dB for the entire frequency band. Though by accepting a slightly higher noise
figure of 0.9 dB, a reasonable power match can be obtained. For a good power match the noise
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figure is again slightly higher but still smaller than 1.1 dB for the entire frequency band. Based
on the given specifications the noise match circuit is the best option.
The power constraint of 20mW is a good choice. The noise factor of an optimized design is
nearly independent of power dissipation.
All the found results are summarized in table 7.9. The noise figure is given at the center fre-
quency of 11.7GHz, and for S11 and S21 the worst case for the entire frequency band is given.
If not specified otherwise a Q factor of 10 has been used. The last four circuits represent the
circuits from section 7.5 that will be further investigated with additional noise sources:
A) basic CS+B Q=∞;
B) noise match CS+LG+B Q=10;
C) n+p match CS+LG+LS+B Q=10;
D) good power match CS+LG+LS+B Q=10;
Noise match design
Circuit type Rs Width Lg Ls NF NFmin S11 S21
CS Q=∞ 50Ω 190µm - - 0.80 dB 0.24 dB <-0.6 dB >15.4 dB
CS 50Ω 190µm - - 0.82 dB 0.24 dB <-0.7 dB >14.9 dB
CS+LG 50Ω 190µm 300 pH - 0.75 dB 0.55 dB <-1.5 dB >16.4 dB
CS Q=∞ 100Ω 130µm - - 0.71 dB 0.22 dB <-0.3 dB >15.4 dB
CS 100Ω 130µm - - 0.74 dB 0.22 dB <-0.4 dB >15.0 dB
CS+LG 100Ω 130µm 450 pH - 0.71 dB 0.53 dB <-1.0 dB >15.8 dB
N+P match design
CS+LG+LS 50Ω 190µm 600 pH 100 pH 0.81 dB 0.75 dB <-10 dB >13.4 dB
CS+LG+LS 100Ω 130µm 1nH 200 pH 0.79 dB 0.78 dB <-10 dB >11.7 dB
Exact power match design
CS+LG+LS 50Ω 190µm 900 pH 140 pH 0.98 dB 0.88 dB <-20 dB >12.3 dB
CS+LG+LS 100Ω 130µm 2nH 375 pH 1.20 dB 1.05 dB <-20 dB > 8.0 dB
Final four designs including practical bias circuit
Circuit type Rs Width Lg Ls NF NFmin S11 S21
A 50Ω 255µm - - 0.87 dB 0.325 dB <-0.9 dB >14.1 dB
B 50Ω 190µm 400 pH - 0.77 dB 0.65 dB <-1.9 dB >16.6 dB
C 50Ω 190µm 600 pH 100 pH 0.84 dB 0.77 dB <-11 dB >13.3 dB
D 50Ω 190µm 900 pH 140 pH 1.05 dB 0.91 dB <-20 dB >12.3 dB
Table 7.9: Summary of simulations results
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Simulations with additional noise sources
The two most important noise sources, the gate and drain noise source, have been discussed. For
most situations the use of only these noise sources is sufficient to predict the noise performance
of the entire circuit. For the ultra low noise application in satellite receivers these two sources
have been made as low as possible. As a result the contribution of other noise sources to the
noise figure can become significant. Two additional noise sources are associated with the poly
gate resistance and the noise due to the resistive substrate Rb. Both these sources will be
explained and methods for minimization will be given.
8.1 Poly gate resistance
Thermal noise is also added by the poly sillicon gate section of a MOSFET. In figure 8.1 the
gate, source and drain resistivity are illustrated. For a relatively wide transistor, the source and
drain resistance can be neglected, whereas the gate distributed resistance becomes noticeable
(see Behzad Razavi [3]) as noise of the LNA.
Figure 8.1: Single ended LNA
The gate electrode of currently used MOSFET technologies is made of polysilicon. Its resistivity
is relatively high which may cause a noise contribution exceeding the channel noise. This noise
source is modelled as a voltage source in series with the gate and has a noise power equal to:
v2g = 4kTRg∆f (8.1)
The gate resistance Rg is given by:
Rg =
KR2W
n2L
(8.2)
Where R2 represents the sheet resistance of the gate material, W is the width of the device, L
the gate length and n the number of gate fingers. The factor K is found to be 1/3 when each
gate finger is contacted only at one end, and can be reduced to 1/12 when each gate finger is
contacted at both ends [4][15].
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8.2 Bulk resistance
Both the length and the width of the gate are determined by the process and the design ap-
proach. This leaves three methods to minimize the noise contribution of the gate:
1) Using a gate material that has a very low sheet resistance R2,
2) Contacting each gate finger at both ends to reduce the K factor
3) Using a multi-fingered structure to obtain a large n value.
Using the transistor dimensions of section 7.2 and contacting the gate fingers at both ends the
expected gate resistance will be in the form of:
Rg =
1
12R2W
n2L
(8.3)
The number of gate fingers still needs to be set. A commonly used finger width is a width
between 2µm and 3µm. Resulting in 71 fingers of 2.5µm when the transistor width is around
190µm. Resulting in a gate resistance of:
Rg =
1
12 · 11 · 190 ∗ 10−6
712 · 60nm = 0.58Ω (8.4)
This is a small resistance and thus a small noise contribution. From this can be concluded that
the gate resistance may be neglected when a reasonable folding factor is used.
8.2 Bulk resistance
The determination of the bulk resistance is more complicated than for the gate resistance. The
image depicted in figure 8.2 shows two additional resistances: Rbl and Rbv.
Figure 8.2: Bulk resistance in a NMOS transistor
The lumped resistance Rbl represents the equivalent distributed resistance between the bulk
contact and the point underneath the channel. Rbv represents the equivalent resistance between
this point under the channel and bottom substrate contact. They are given by:
Rbl = Rρ
b
W · h (8.5)
and
Rbv = Rρ
h
W · L (8.6)
where Rρ is the substrate resistivity, b the distance between the gate and the bulk contact, h
the thickness of the substrate and W and L the transistor width and length respectively. The
small transistor length (60nm), needed in relation (8.6), causes Rbv to be much larger than Rbl.
Due to the parallel relation between them the contributing effect of Rbl is very small and may
therefore be neglected.
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The parameters (Rρ, b, L) in the expression of Rbl are all related to the used CMOS process.
At first it seems that it is not possible to reduce the noise contribution of the bulk resistance.
Though when double bulk contacts will be used in each transistor, as depicted in figure 8.3,
the bulk resistance will be reduced by half. Another horizontal resistance appears due to the
addition of the second bulk contact. The two bulk resistances are connected in parallel and its
equivalent resistance is therefore half of its original value for a single bulk contact.
Figure 8.3: Bulk resistance in a double bulk NMOS transistor
8.3 Simulations with RF-library including ideal bias circuit
A more advanced transistor library for Spectre came recently available. In this RF library the
discussed additional noise sources are readily included, which will make the simulation results
even more accurate. The bulk resistance can easily be reduced by the use of a double bulk
region, as was described in section 8.2. This is a simulation setting that is included in the
RF-library of the transistor. The simulations in this section will be done with the bias circuit
as was given in section 6.4. The poly gate resistance can be reduced with the folding factor.
The noise performance influence of the folding factor will be shown next.
8.3.1 Folding to reduce the poly gate resistance
As described in section 8.1 the use of a multi-fingered structure lowers the influence of the poly
gate resistance. The amount of gate fingers can be varied with the folding factor. A finger
width of 2.5µm is not uncommon.
Figure 8.4: LNA with gate inductance (CS+LG)(bias circuit not shown)
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8.4 Simulations with RF-library including practical bias circuit
Simulations are done with the circuit CS+LG, as depicted in figure 8.4, with Q=10 (using the
ideal bias circuit given in section 6.4 and a gate inductance of 400pH as found in section 7.5.
In figure 8.5 simulations results are shown for different folding factors. It can be seen that a
larger folding factor will reduce the noise figure. The difference between a folding factor of 50
and 100 is much bigger than between 100 and 150. The poly gate resistance is already that
small for a fold of 100 that a higher fold will not make the poly gate resistance much smaller.
It can be seen that folding factors larger than about 100 do not improve the noise performance
much further.
Figure 8.5: Noise figure versus frequency while varying the folding factor (Lg = 400 pH)
8.4 Simulations with RF-library including practical bias circuit
In section 7.5 has been shown that the use of the practical bias circuit, instead of the ideal bias
circuit, hardly had any influence on the noise figure. It is expected that this will still be the
case with the RF-library.
8.4.1 CS+LG+B circuit
The CS+LG noise match circuit, with a gate inductance Lg of400 pH and a folding of 100, is
simulated with the practical bias circuit (CS+LG+B). A noise figure NF between 0.92 dB and
0.97 dB and a NFmin between 0.75 dB and 0.88 dB, over the frequency band, is found for a
transistor width of 190µm.
Circuit Rs WM1,2 WMbias Fold Ld Lg Ls Rc Rbias
CS+LG+B Q=10
50Ω 190µm 20µm 100 2 nH 400 pH - 175Ω 20 kΩ
NF NFmin S11 S21
0.92-0.97 dB 0.75-0.88 dB <-1.6 dB >16.5 dB
Table 8.1: Design parameters and simulation results for noise match design
The noise figure is about 0.1 dB higher than was found in section 7.5. From the noise summary
presented in table 8.2 can be seen that the bias circuit contributes 0.28 % of the entire noise. The
noise summary also shows the contribution of rg, rbulk and rwell. These resistances, although
very small, contribute to the difference between the noise found in this section and in section
7.5. One of the main noise contributors is the noise of the gate inductance.
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Parameter Description Noise contribution % of total
rn of output output port noise 1.00758 ∗ 10−17 77.4
Sth of M1 thermal noise 1.19054 ∗ 10−18 9.15
rn of RLg inductance loss 5.92263 ∗ 10−19 4.55
rn of input input port noise 4.93221 ∗ 10−19 3.79
Sth of M2 thermal noise 2.12196 ∗ 10−19 1.63
rwell of M1 well noise 1.81025 ∗ 10−19 1.39
rn of rgM1 gate loss 1.74904 ∗ 10−19 1.34
rn of Rbias resistance loss 3.67751 ∗ 10−20 0.28
rg of M2 gate loss 1.86864 ∗ 10−20 0.14
rn of RLd resistance loss 1.65976 ∗ 10−20 0.13
Sig of M1 induced gate noise 1.56204 ∗ 10−20 0.12
Sfl of M1 flicker noise 1.22392 ∗ 10−20 0.09
rbulk of M1 well noise 1.12999 ∗ 10−20 0.09
rn of M2 resistance loss 8.54097 ∗ 10−21 0.07
Sfl of M2 flicker noise 2.2687 ∗ 10−21 0.02
rbulk of M2 resistance loss 9.81157 ∗ 10−22 0.01
Sig of M2 induced gate noise 3.20058 ∗ 10−22 0.00
rjund of M1 resistance loss 2.0992 ∗ 10−22 0.00
rjund of M2 resistance loss 9.6378 ∗ 10−23 0.00
rjunds of M1 resistance loss 8.24891 ∗ 10−23 0.00
Table 8.2: Noise summary from Spectre of CS+LG+B (Rs = 50Ω)
The RF-library also shows the induced gate noise of M2, rjund and rjuns, though the noise
contribution of these sources is that small that their noise contribution is almost zero.
8.4.2 CS+LG+LS+B circuit
The next step is to add the source inductance Ls and do some simulations with this circuit
CS+LG+LS+B with a quality factor of 10 and continuing with a folding factor of 100. The
S-parameter S11 must be below -10 dB for a reasonable power match design; this was only
possible by adjusting both the source inductance and the gate inductance.
The circuit CS+LG+LS+B with Q=10 is simulated both for n+p match and a good power
match with the practical bias circuit. The following table lists the optimal design parameters
given a 20mW power dissipation constraint.
Circuit type Rs M1,2 Mbias Fold Ld Lg Ls Rc Rbias
n+p match 50Ω 190µm 20µm 100 2 nH 600 pH 100 pH 155Ω 20 kΩ
power match 50Ω 190µm 20µm 100 2 nH 925 pH 180 pH 140Ω 20 kΩ
Table 8.3: Design parameters for n+p match and a good power match
In figure 8.6.a and b the noise figure NF and NFmin for both circuits are shown and figure
8.6.b and c show both S11 and S21. The noise difference between the two circuits is very small,
varying from a difference of 0.1 dB at 10.7GHz to a difference of 0.3dB at 12.75GHz. A sum-
mary of these figures is given in table 8.4.
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8.4 Simulations with RF-library including practical bias circuit
Figure 8.6: a) NF and NFmin, b) S11 c) S21 all versus frequency
Circuit NF NFmin S11 S21
n+p match 0.95 dB 0.90 dB <-10 dB >13.5 dB
power match 1.20 dB 1.10 dB <-20 dB >11.5 dB
Table 8.4: Noise figure and reflection coefficients for n+p match and power match
Despite the effort of trying to find the lowest possible noise figure, the noise figure for the
n+p match design is similar to the standard power match design [8]. Indicating that when the
optimal transistor width is used, given the antenna resistance, a good power match can lead
to a near optimal noise figure.
8.4.3 Power gain
The transducer power gainGT , which was already shown as the forward transmission coefficient,
is shown in figure 8.7 together with the operating power gain GP and the available power gain
GA. It can be seen that for both circuits the GT and GP are very close, indicating that the
input match is good. GA is not very close to GT since there is no output match.
Figure 8.7: a) n+p match b) power match gain results versus frequency
The gain for the n+p match design is slightly higher compared to a good power match design.
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8.4.4 Voltage gain
If both the input and the output are perfectly matched the voltage gain is 6 dB larger as the
transducer power gain (S21). Though in the current designs the output has not been matched
to the 50Ω load and the voltage gain needs to be determined differently. For both the n+p
match and a good power match the voltage gain has been simulated with an infinitely high
load resistance. Resulting in a voltage gain as depicted in figure 8.8. It can be seen that the
voltage gain of the n+p match design is higher than that of the power match design.
Figure 8.8: a) n+p match b) power match voltage gain results, versus frequency
8.4.5 IIP2 and IIP3
Linearity is also important in the design of a low noise amplifier. Intermodulation distortion
(IMD) is a measure of the linearity of amplifiers. The 2nd and 3th-order intercept points
(IP2 and IP3) are figures of merit for these specifications and allow distortion products to be
computed for various signal amplitudes.
Figure 8.9: IIP2 and IIP3 a) for n+p match and b) for a good power match
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8.5 Summary
A way of measuring the intermodulation intercept point, is by feeding two signals with a small
frequency difference into the device-under-test (as described in appendix E.2.3). For both the
n+p match and a good power match circuits from the previous section (table 8.3) the IIP2 and
the IIP3 have been simulated and their results are depicted in figure 8.9.
8.5 Summary
Simulations with a more advanced RF-transistor library, which includes more noise sources
showed that the poly gate resistance can be minimized by using a folding factor and by con-
tacting each gate finger at both ends. The bulk resistance can be minimized by the use of a
double bulk contact.
The practical bias circuit introduced only a small amount of additional noise compared with
the noise introduced by all the other noise sources. Despite the effort to minimize the noise
contribution of all the noise source a noise figure much lower than 1 dB is not obtained.
The noise match design is the only design which noise figure is below 1 dB, though both the
n+p match and a good power match circuits obtain a noise figure near 1 dB while fulfilling the
rest of the specifications, including the gain and linearity.
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Possible improvements
The LNA that has been designed, CS+LG+LS+B either for n+p match or power match, has
a noise figure of near 1dB. It has been seen that it is impossible to obtain a much lower noise
figure given the circumstances. The high frequency is one of the main difficulties in the design,
as it causes the inductance losses to be relatively large. In the following section improvements
on the design and on the model will be described. Both can be part of further research, perhaps
with an even smaller transistor length (45nm).
9.1 Q-factor
Simulations that include a gate inductance have shown that a gate inductance which has a
Q=10 can only lower the noise figure with a small amount compared with the circuit that has
no gate inductance, CS. Due to the high frequency the parasitic resistance of the inductances is
relatively high, especially of the gate inductance Lg. A higher Q factor can increase the noise
performance, since it minimizes the parasitic resistances.
To show the influence of the Q factor, simulations for a varying Q factor will be done with the
circuit as depicted in figure 9.1 (CS+LG+LS+B) and with the results found in section 8.4.2,
with the RF-library.
Figure 9.1: LNA with gate inductance (CS+LG+B)
The simulation results are depicted in figure 9.2, they show that a higher Q factor decreases the
noise figure, as was expected. The difference between Q=10 and Q=24 is almost 0.3dB. The
noise figure for the CS+B circuit (without the gate and source inductance and with infinite Q
factor for the drain inductance), is depicted by the straight line.
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From these simulations can be concluded that a Q factor higher than 10 is needed to obtain
a noise figure below 1 dB. From figure 9.2 can also be seen that the addition of the gate and
source inductance will only lower the noise figure, compared to a single CS+B circuit, when
the quality factor is sufficiently large.
Figure 9.2: Noise figure versus frequency, while varying Q, (Lg=400 pH)
The used component values are summarized in table 9.1
Circuit type M1,2 Mbias Fold Ld Lg Ls Rc Rbias
CS+B Q=∞ 225µm 20µm 100 2 nH - - 225Ω 20 kΩ
CS+LG+LS+B 190µm 20µm 100 2 nH 600 pH 100 pH 155Ω 20 kΩ
Table 9.1: Design parameters for n+p match circuit
NFmin has also been simulated for the single transistor CS+B Q=∞ circuit and found to be
between 0.47 dB and 0.57 dB over the frequency band. This indicates that it is not possible,
given the current topology, to obtain a noise figure lower than 0.5 dB. Due to the additional
parasitics, also included in the RF-library such rwell, it is very difficult to reach Fmin even with
an infinite Q.
9.2 Model improvements
The used rho-model is relatively simple which makes it a nice model to work with. Though a
difference in optimal transistor width has been found in section 4.2 comparing the rho-model
calculations with the Spectre simulations. In chapter 7 has been found that the simulation
results of the circuits that include the quality factor Q=10 for the gate inductance and include
the additional noise sources are very different compared with the model. The model became
less accurate for the more advanced circuit.
In the following sections a possible explanation for the transistor width difference and a short
introduction to a more enhanced model will be given.
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9.2.1 Layout parasitics
In chapter 4.2 a difference in optimal width was found, while comparing the analytical results
with the simulations results. Based on the reduced noise factor Freduced, as given in section
3.1.3, an optimal width was found:
Wopt ≈ 32
1
wLCoxRs
(9.1)
As introduced in section 4.2 the transistor length, the antenna resistance and the operation
frequency are design parameters and they are equal for both the analytical calculations and
the Spectre simulations. This gives an indication that the value for Cox is most likely to be
incorrect, despite the found match in section 4.1.
For the rho-model Cox can be determined by:
Cox =
3
2
Cgs
WL
(9.2)
It was found in chapter 4 that Cox is about 11mF/m2, which was verified PROMOST. Assumed
was that the Spectre simulations where done with MOS-Model-11, though it turned out that a
more advanced model was used, including some additional layout parasitics. This model, the
baseline model, includes three additional capacitance: C1, C2 and C3. To incorporate these
capacitances in the current model the value for Cox becomes:
Cox =
Ccomplete
WL
(9.3)
With the use of the circuit as depicted in figure 9.3, it was possible to simulate the input
impedance Zin of a single common source transistor.
Figure 9.3: Simulation circuit to determine Zin of a single transistor
With the input impedance Zin, the complete transistor capacitance can be derived by:
Ccomplete =
1
ω|Zin| (9.4)
For a frequency of 1MHz it was found that Zin = 633 kΩ, thus Ccomplete=250 fF. Resulting in
a Cox of about 22mF/m2, which is exactly twice as large as the previously used Cox. This
calculation is only valid in the case of a common source transistor, with source, drain and bulk
connected to ac ground.
ICD MSc-Thesis 57 T.D.Faber
9.2 Model improvements
In figure 9.4.a the analytical results, with the adjusted Cox of 22mF/m2, are given and in 9.4.b
the simulation results. It can be seen that the optimal width is now in the range of the optimal
width found by simulations.
Figure 9.4: Noise figure versus transistor width, while varying Rs
In chapter 5 power constraint noise optimization has been introduced. With the adjusted value
for Cox a similar calculation as in section 3.1.3 is done and compared with the simulation results
from section 5.1.3 as depicted in figure 9.7.a and 9.7.b respectively.
Figure 9.5: a) Analytical NF and b) Simulated NF vs transistor width, while varying Pd
Again can be seen that the results are very similar, and that the optimal width as predicted
by the calculations is now very close to the optimal width found by simulations.
Though, unfortunately it is not this simple. The rho-model is not designed with these parasitics
and multiplying Cox by two in the model will cause a difference in gm vs Vgs with MOS-model
11. The transconductance gm is, in terms of the rho-model, expressed as:
gm =
( 1 + ρ2
(1 + ρ)2
)
µCoxWρEsat = αµCoxWρEsat, (9.5)
As can be seen from this relation, the difference in gm can be overcome by using half of the
original value of the mobility factor µ, making gm vs Vgs fit again. The change of µ will than
again influence the noise figure performance as can be seen from figure 9.6.a. which is derived
for calculations with the adjusted Cox and µ/2.
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From figure 9.6 can be seen that the optimal width is still in the range of the optimal width
found by simulations though the noise figure has increased (note: different y-axes) in the new
situation and is now higher than the noise figure found by simulations.
Figure 9.6: Noise figure versus transistor width, while varying Rs
For the power constraint optimization a difference in optimal power will also occur as can be
seen from 9.7.a.
Figure 9.7: a) Analytical NF and b) Simulation NF vs transistor width, while varying Pd
With the original Cox and µ it was found that for both the analytical and the simulation results
a power dissipation of Pd=60mW gives the lowest noise figure. With the adjusted Cox and the
adjusted µ a Pd=30mW gives according to analysis the lowest noise figure. Furthermore can
be seen that the calculated noise figure is higher than the simulated noise figure.
Either the noise figure versus transistor width or the gm versus Vgs gives a fitting result. The
method to adjust the model is just a fitting method. The layout parasitics C1, C2 and C3 can
not be added as simple as by multiplying Cox and/or µ. Though as has been seen from figure
9.5 and figure 9.4, by only multiplying Cox the noise figure calculation results are comparable
with simulation results, allowing rough design predictions.
A reasonable model fit has been found for a single common source transistor which differs only
0.2 dB with the CS+CASC design.
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9.2.2 Including gate parasitics in the model
By comparing the rho-model results with the simulation results it has been found that the
model is only sufficiently accurate in case of ideal inductances. A more advanced model, in-
cluding the quality factor of the inductances would be better.
L.Belostotski and J.W.Haslett have introduced, next to the noise model for good power match
(CS+LG+LS+B), a more advanced noise model in which the gate parasitics of both the gate
inductance and the poly gate resistance have been included [8]. This noise model is based on
circuit of an inductively degenerated common source transistor with integrated gate inductor.
The model of L.Belostotski and J.W.Haslett has been investigated to determine if this model
gives a better prediction of with the simulation results. From now on this advanced model will
be referred to as the Belostotski-model.
The parasitics of the drain and source inductances have been neglected in the Belostotski-
model. As was seen from previous simulations the parasitics of the drain inductance Ld hardly
influences the noise figure and the parasitics of the source inductance Ls can be ignored as
the size of the inductance is small so that it can be implemented with an inductance with a
high quality factor. The parasitics of the gate inductance have a big influence on the noise
performance and therefore they are included.
The noise factor of the Belostotski-model can be written as:
FBelostotski = 1 +
R
Rs
(
1 +R
γω2C2gs
α2gd0
χ
)
(9.6)
where
χ =
α2δ
5γ
(
1 +
1
ω2C2gsR
2
)
+ 1− 2|c|
√
δα2
5γ
(9.7)
and
R = Rs +RG (9.8)
The gate parasitics RG, can be described by:
RG =
1
ωCgs
− ωCgsRsgm +RgQind
Qind − ωCgsgm (9.9)
Where Qind is the quality factor of the gate inductance Lg and the poly gate resistance Rg is
expressed as:
Rg =
R2Wf
18Cgs
, (9.10)
where Wf represents the finger width after folding.
The source and gate inductances are described by:
Ls =
ZinCgs
gm
=
(Rs −Rg)Cgs
gm
(9.11)
Lg =
1
ω2Cgs
− Ls (9.12)
as was also explained in more detail in appendix B.2.
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Resulting in a Belostotski noise factor described by:
Fbelostotski = 1 +
Rg
Rs
+
δ
5gd0Rs
+
δQ2s
5gd0Rs
+
γgd0
RsQ2sg
2
m
− 2|c|
√
γδ
5
1
RsQ2sgm
(9.13)
in which Qs is the quality factor of the input network:
Qs =
1
ωCgs(Rs +Rg)
(9.14)
Looking carefully at relation (9.13) shows that by replacing Qs by relation (9.14) and making
Rg = 0 the simple Fb relation as was given by relation (B.18) appears.
The noise factor for a common source transistor, based on the rho-model given in section 2.3
relation (2.16), was described by:
F = 1 +
Rsδω
2C2gs
5gd0
+
γgd0
Rsg2m
+
γgd0Rsω
2C2gs
g2m
− 2|c|
√
δγ
5
Rsω
2C2gs
gm
(9.15)
Noise factor 9.13 and 9.15 can be compared analytically to find their differences. Both noise
factors are used such that power constraint is taken in account. A power of 20mW is used
together with the adjustment of Cox as was introduced in the previous section. A finger width
of 1.7µm is used for the Belostotski-model.
The noise figure versus the transistor width, for the Belostotski-model, is calculated given
different Q factors. Its calculations results are given in figure 9.8. Both the Spectre simulations
and these analytical calculations show that there is a minimum Q factor for the inductances
before the addition of the inductances can actually improve the noise figure next to providing
a power match design.
Figure 9.8: Noise figure versus transistor width, while varying Q
In the rho-model (analytical), the Q factor has not been implemented, though when we derive
the noise figure versus transistor width, the noise figure of the rho-model has the same shape,
remarkably, as the noise figure predicted by the Belostotski-model for a Q of 20.
The optimal transistor width for a Q=10 is, found in figure 9.8, 400µm. For the simulations
an optimal width of 190µm was found. Indicating that the Belostotski model is also not as ac-
curate as desired. The noise performance is a reasonable approximation. One can add between
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0.1 dB and 0.2 dB of additional noise for the cascode device to make the noise performance
approximation even better.
Determining the values of the gate and source inductance, Lg and Ls, using relation (9.12)
and (9.11), resulted in Lg=658 pH and Ls=42pH for a quality factor of 10. These values are
different from the power match values found in section 8.4.2 though accurate enough to be used
as a starting point in simulations.
9.3 Summary
Although in the previous chapter was found that a near 1 dB noise figure can be obtained, an
even lower noise figure would be nice. A higher quality factor of the inductances will improve
the noise figure.
In section 3.1.3 a difference in optimal width between the analytical noise model and the Spec-
tre simulations was found. The capacitance value, used in calculations as Cox turned out to be
different in simulation compared with the originally used value for the calculations. With the
adjustment of Cox the model is representative for a single common source transistor and can
be used for noise figure approximations.
The enhanced model of L.Belostotski and J.W.Haslett has been given and calculations have
been done. Unfortunately this model did again show a difference for optimal width and for the
values of the inductances. Only rough predictions can be made based on this enhanced noise
model.
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Conclusions
With the current CMOS technology of 65 nm it is possible, with the help of simulations, to
design a low noise amplifier with a noise figure <1 dB. The best design for low noise perfor-
mance smaller than 1 dB is a common source and cascode transistor together with a gate and
drain inductance with a quality factor higher than 10. If a reasonable or good power match is
desired, an additional source inductance can be added, though the noise performance increases
to just above 1 dB.
Although initially was expected, based on previous research, that a non-standard antenna resis-
tance results in a better noise performance. It has been found, by simulations, that a standard
50Ω resistance with its optimal transistor width gives a similar noise performance as a non-
standard antenna resistance.
A higher power results in a lower noise performance, though a power dissipation of 20mW al-
ready gives very good results. This power is high enough to give near optimal noise performance
and is still small enough to be acceptable.
Recommendations
An improved noise model for the entire low noise amplifier including the losses of the induc-
tance will make it easier to design a low noise amplifier. A model as designed by Y. Koolivand
et al. together with the the model of L.Belostotski and J.W.Haslett should be studied in more
detail and if possible corrected to establish a better noise model[8][16].
It has been found that especially the losses of the gate inductance have a great influence on
the noise performance. A bond wire inductance has a higher quality factor but also higher
variation in inductance value. If this variation is not too big (<15%), perhaps these can be
used for a n+p match design. It is recommended to study the options of inductances with a
higher quality factor.
The performance trend has shown a lower noise figure given smaller transistor technology.
Currently the newest technology of 45 nm is available for simulations and this technology could
be used as a follow up of this report. It is expected that, with the use of the optimized transistor
width, even lower noise figures will be found.
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Noise parameters of a common source
transistor
Thomas Lee [2] describes how one can obtain, based on a simple two-port network, a noise
factor description of a common source transistor with exact expressions of the parameters.
These derivations, together with some additional explanations and figures, are shown in this
appendix.
A.1 Noise sources of a common source transistor
The MOSFET noise model by A. van der Ziel consists of two sources [9]. The (mean square)
drain current noise is expressed as:
i2nd = 4kTγgd0∆f, (A.1)
where gd0 is the transconductance at zero drain bias and γ the drain noise coefficient. The gate
current noise is expressed as:
i2ng = 4kTδgg∆f, (A.2)
where
gg =
ω2C2gs
5gd0
, (A.3)
is the real part of the gate-to-source admittance and δ is the gate noise coefficient. The gate
noise is further correlated with the drain noise, with a correlation coefficient defined formally
as
c ≡ ing · i
∗
nd√
i2ng · i2nd
. (A.4)
The long-channel value of c is theoretically −j0.395 when the reference direction of the gate
noise is from source to gate, as depicted in figure A.1, and the reference direction of the drain
noise is from drain to source.
Figure A.1: Noisy transistor model with drain noise and gate current noise source
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A.1 Noise sources of a common source transistor
Four of the two-port noise parameters: the equivalent noise resistance modelling the drain
voltage noise (Rn), the uncorrelated gate current noise (Gu), the correlated conductance (Gc)
and the correlated susceptance (Bc), are described as follows:
Rn ≡ e
2
n
4kT∆f
, (A.5)
Gu ≡ i
2
u
4kT∆f
, (A.6)
Yc ≡ ic
en
= Gc + jBc, (A.7)
These parameters can be derived for a common source transistor by referring the two funda-
mental MOSFET noise sources to the input port. The fundamental noise sources i2nd and i2ng
as depicted in figure A.1 can be represented by e2n and i2n as depicted in figure A.2.
Figure A.2: Noiseless transistor model with noise sources as input sources
An expression for e2n is:
e2n =
i2nd
g2m
=
4kTγgd0∆f
g2m
(A.8)
This expression for e2n allows to rewrite Rn.
Rn =
γgd0
g2m
(A.9)
As introduced, in section 2.2, the source in can be split in two parts: iu (part uncorrelated
with en) and ic (part correlated with en), as depicted in figure A.3.
in = ic + iu (A.10)
Figure A.3: Uncorrelated and correlated input current model representation
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Due to the fact that the drain current noise still flows, even when the input is open-circuited
and the induced gate current noise is ignored, the input referred noise voltage (en) is not com-
pletely modelling the drain current noise. To find the equivalent input current, divide the drain
current by the current gain (gm/jωCgs).
It is necessary to divide the drain current by the transconductance and multiply it with the
input admittance, to give the value of an equivalent input current noise that completes the
modelling of ind,
i2n1 =
i2nd|jωCgs|2
g2m
=
4kTγgd0∆f |jωCgs|2
g2m
= e2n|jωCgs|2 = e2nω2C2gs (A.11)
It has been assumed that the input admittance of a MOSFET is purely capacitive. Relation
A.11 shows that in1 is proportional to en and therefore completely correlated with en.
The total equivalent input current noise ic is the sum of the input-referred drain current noise
contribution described by relation (A.11) and the part of the induced gate current noise (ing)
which is correlated with e2n.
ic = in1 + ingc, (A.12)
resulting in a model as depicted in figure A.4.
Figure A.4: Complete input current model
A.2 Derivations of the four of the noise parameters
The four noise parameters where found to be Gu, Gc, Bc, and Rn, with the above derived noise
sources these parameters will now be derived: Gc, Bc, Rn and Gu.
The correlation admittance can be expressed, with the use of relation (A.11), as:
Yc =
ic
en
=
in1 + ingc
en
= jωCgs +
ingc
en
= jωCgs + gm · ingc
ind
(A.13)
As Yc is still not in a useful form, we need to incorporate the gate noise correlation factor. Mul-
tiplying both numerator and denominator of the last term of relation (A.13) by the conjugate
of the drain current noise, allows to express relation (A.13) in terms of cross-correlation.
ingc
ind
=
ingc · i∗nd
ind · i∗nd
=
ingc · i∗nd
i2nd
=
ing · i∗nd
i2nd
(A.14)
The term ingc has been replaced by ing, because the uncorrelated part of the gate noise (ingu)
has no contribution to the cross-correlation. The derivations can be continued in relation (A.15)
to introduce the correlation coefficient that was represented by relation (A.4).
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ing · i∗nd√
i2nd
√
i2nd
√√√√ i2ng
i2ng
=
ing · i∗nd√
i2ng
√
i2nd
√√√√ i2ng
i2nd
= c ·
√√√√ i2ng
i2nd
. (A.15)
The correlation admittance can now be described by:
Yc = jωCgs + gm · c
√√√√ i2ng
i2nd
(A.16)
With relation (A.1), (A.2) and (A.3) this can be written as
Yc = jωCgs + gm · c
√
δω2C2gs
5γg2d0
= jωCgs + ωCgs
gm
gd0
· c
√
δ
5γ
(A.17)
Assuming that c is purely imaginary and negative, even in the short-channel regime, and
substituting gmgd0 by α, finally a useful expression for the correlation admittance arises:
Yc = jωCgs − jωCgs gm
gd0
· |c|
√
δ
5γ
= jωCgs(1− α|c|
√
δ
5γ
) (A.18)
The correlation admittance Yc can be divided in terms of the correlation conductance Gc and
the correlation susceptance Bc. Relation (A.18) shows that the correlation admittance is purely
imaginary resulting in a Gc=0.
The total induced gate current noise can be rewritten as:
i2ng = (ingc + ingu)2 = 4kT∆fδgg|c|2 + 4kT∆fδgg(1− |c|2) (A.19)
From this equality the last two-port parameter Gu, the equivalent noise conductance modelling
the uncorrelated part of the gate current noise, can be derived and can, with the use of relation
(A.6) and relation (A.19), be described as:
Gu =
4kT∆fδgg(1− |c|2)
4kT∆f
=
δω2C2gs(1− |c|2)
5gd0
(A.20)
A.3 Summary of the noise parameters
A summary of the four noise parameters is given in table A.1.
Design variable Expression
Gc 0
Bc ωCgs(1− gmgd0 |c|
√
δ
5γ )
Rn
γgd0
g2m
Gu
δω2C2gs(1−|c|2)
5gd0
Table A.1: Summary of the four noise parameters of a MOSFET
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Power match
In RF is often referred to the source and load to be ”power matched”. This means that for a
given source impedance, the load impedance is chosen such that the maximum available power
is transferred from the source to the load.
B.1 Power match given a simple circuit
When a simple circuit as in figure B.1 is given, intuition tells that power match occurs when
Rs=RL. This can be verified by applying math:
I =
Vs
Rs +RL
(B.1)
PL = RLI2 = RL(
Vs
Rs +RL
)2 =
V 2s
R2s/RL + 2Rs +RL
(B.2)
Finding a value for RL for which the denominator is a minimum results in the maximum power
transfer.
∂
∂RL
R2s/RL + 2Rs +RL =
−R2s
R2L
+ 1 (B.3)
resulting in: RL = ±Rs. To find out if RL should be positive or negative, the denominator can
be differentiated a second time, resulting in:
2R2s
R3L
(B.4)
This is a positive term for positive Rs and RL, the denominator is a minimum when RL = Rs.
Figure B.1: Circuit with resistance
In general the source and load can consist of both a real and an imaginary part, as depicted in
figure B.2. The circuit relation becomes:
I =
V
Zs + ZL
(B.5)
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PL = RLI2 = RL(
V
Zs + ZL
)2 = RL
V 2
(Rs +RL)2 + (Xs +XL)2
(B.6)
As before, minimizing the denominator results in maximum power transfer. Since reactance can
be negative the denominator is easily minimized by making XL = −Xs. The power equation
is now reduced to:
PL =
V 2
(Rs +RL)2
(B.7)
Still the value of RL needs to be found, though it can be seen that this maximization problem
has the same form as in the purely resistive situations and the maximizing condition RL = Rs
can be found again.
Figure B.2: Circuit with Admittance
Summarizing this means that the power to the load can be maximized when Xs+XL = 0 and
Rs = RL; Zs and ZL are complex conjugates.
B.2 Power match for a common source transistor
The input impedance of a MOSFET is mostly capacitive, while the impedance of the antenna
is resistive. Power match is often one of the design specifications to reduce wave reflections.
Providing a match to the source, without introducing more noise, is difficult. Several LNA
topologies have been introduced by T.Lee [2], resulting in a design for power match and low
noise figure: an inductively degenerated common-source amplifier as depicted in figure B.3.
Figure B.3: Inductively degenerated common-source amplifier
With an inductance added to the source of the common-source transistor, the input impedance
of the circuit changes. The input impedance, represented by relation (B.8) becomes that of an
RLC network, with a resistive term directly proportional to the inductance value.
Zin = jωLs +
1
jωCgs
+
gm
Cgs
Ls (B.8)
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The real part of this input impedance gmCgsLs should equal 50Ω, which requires a source induc-
tance of:
Ls =
ZinCgs
gm
=
RsCgs
gm
(B.9)
As described by Thomas Lee and as can be found from relation (B.8), the input impedance is
purely resistive at one specified frequency, the resonance frequency [2]. The imaginary part is
zero for the resonance frequency, resulting in a power match.
Im{Zin} = Xs = jωLs + 1
jωCgs
= 0, (B.10)
this means that the resonance frequency is determined by:
ω2 =
1
LsCgs
⇐⇒ f = 1
2pi
√
LsCgs
(B.11)
Since both Cgs and Ls are set, the resonance frequency is set as well. To have more design
freedom, the resonance frequency can be set by another inductance placed at the gate of the
common-source transistor, shown in figure B.4.
Figure B.4: Narrowband LNA (biasing not shown)
The input impedance of figure B.4 becomes:
Zin = jω(Ls + Lg) +
1
jωCgs
+
gm
Cgs
Ls, (B.12)
The real part of this input impedance is still the same, resulting in the same expression for the
source inductance as in relation (B.9). The imaginary part should be zero at the resonance
frequency to obtain power match.
Im{Zin} = Xs = jω(Ls + Lg) + 1
jωCgs
= 0, (B.13)
This means that the resonance frequency is determined by:
ω2 =
1
(Ls + Lg)Cgs
⇐⇒ f = 1
2pi
√
(Ls + Lg)Cgs
(B.14)
Given the resonance frequency the gate inductance can now be found and is determined by:
Lg =
1
ω2Cgs
− Ls (B.15)
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B.2.1 Noise figure at power match
Both K. Shaeffer and L.Belostotski have derived the noise figure relation of an inductively
degenerated LNA [4][5][6][8]. The simplified form of this noise figure, without the gate inductor
parasitic resistance and gate finger parasitic resistance, can be written as:
Fb = 1 +
Rsgd0γw
2C2gs
g2m
χ (B.16)
where
χ = 1 +
δg2m(1 +
1
w2C2gsR
2
s
)
5γg2d0
−
2|c|gm
√
δ
5γ
gd0
(B.17)
resulting in a noise figure of:
Fb = 1 +
Rsδω
2C2gs
5gd0
+
δ
5Rsgd0︸ ︷︷ ︸
ig contribution
+
γgd0R
2
sω
2C2gs
Rsg2m︸ ︷︷ ︸
id contribution
− 2|c|
√
δγ
5
Rsω
2C2gs
gm︸ ︷︷ ︸
correlation contribution
(B.18)
The inductances Ls and Lg are determined by relations B.9 and B.15 respectively.
It can be found that, compared with relation (2.16), repeated in relation (B.19) a drain noise
contribution is eliminated and a small gate noise term is introduced for power matching.
F = 1 +
Rsδω
2C2gs
5gd0︸ ︷︷ ︸
ig contribution
+
γgd0
Rsg2m
+
γgd0
Rsg2m
R2sω
2C2gs︸ ︷︷ ︸
id contribution
− 2|c|
√
δγ
5
Rsω
2C2gs
gm︸ ︷︷ ︸
correlation contribution
(B.19)
In section 4.3 has been found that the gate noise contribution can be neglected, indicating that
the use of a power match model results in a reduced noise figure expression of:
Fbreduced = 1 + CWRs = 1 +
γgd0R
2
sω
2C2gs
Rsg2m︸ ︷︷ ︸
id contribution
(B.20)
The reduced noise factor expression for a single transistor is described by:
Freduced = 1 +
B
WRs
+ CWRs = 1 +
γgd0
Rsg2m
+
γgd0R
2
sω
2C2gs
Rsg2m
(B.21)
Comparing these two relations reveals that the term BWRs has been eliminated. This makes
the noise figure Fb a straight line instead of a parabolic figure. The parabolic figure allows to
find an optimum transistor width. To maintain the parabolic figure the reduced noise figure
for power match should therefore be described as:
Freduced = 1 +
δ
5Rsgd0
+
γgd0R
2
sω
2C2gs
Rsg2m
(B.22)
Maintaining a parabolic figure, resulting in an optimum width given an antenna resistance.
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B.3 Noise circles
In the noise model of the common source transistor the inverse of impedance was introduced:
admittance. The desired admittance to obtain power match can be written in terms of con-
ductance and susceptance as Yc = Gmax + jBmax.
In section 2.2.1 was introduced that to achieve noise matching and thus a minimum noise figure,
Gs should equal Gopt and Bs equals Bopt. It would be ideal to have both noise matching and
power matching at the same time. Unfortunately this is, generally, not possible. This can be
shown with the help of an noise circle image, as depicted in figure B.5.
Figure B.5: Noise circles versus maximum power transfer
In the noise circle figure the noise factor location for maximum power transfer is pointed out
with a dot (Bmax,Gmax). It can be seen that, for this example, this point lies not in the center
of the constant noise circles. One can generally not achieve minimum noise figure if maximum
power transfer is desired and vice versa. This will be explained in more detail in chapter 6.
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AppendixC
Rho-model
The downscaling of transistor size has introduced the high-field effect of velocity saturation.
To be able to accommodate velocity saturation, the drain current, can be described by [2]:
Id =
µCoxW
2L
(Vgs − Vth)Vdsat. (C.1)
The conductance gd0 can be found by differentiating Id to Vdsat.
gd0 =
∂Id
∂Vdsat
= µCox
W
2L
(Vgs − Vth) = µCoxW2LVod, (C.2)
in which Cox is the gate oxide capacitance per unit area and Vod is the overdrive voltage Vgs−Vth.
The drain current saturates when the velocity does, and the velocity saturates at smaller
voltages as the device gets shorter. Vdsat may be expressed more generally, as described by
P.K.Ko ([11]), by the following approximation:
Vdsat ≈ (Vgs − Vth)||(LEsat) = (Vgs − Vth)(LEsat)(Vgs − Vth) + (LEsat) (C.3)
in which Esat is the velocity saturation field strength. The drain current can now be rewritten
as:
Id =
µCoxW
2L
(Vgs − Vth)[(Vgs − Vth)||(LEsat)], (C.4)
resulting in
Id =
µCoxW
2
(Vgs − Vth)2Esat
Vgs − Vth + LEsat (C.5)
Using the relative gate overdrive voltage ρ, defined by:
ρ =
Vgs − Vth
LEsat
=
Vod
LEsat
(C.6)
and relation:
vsat =
1
2
µEsat (C.7)
the drain current can be rewritten as
Id =WLCoxvsatEsat
ρ2
1 + ρ
(C.8)
The transconductance gm can be found by differentiating Id from relation (C.5) to Vgs. After
substitution of relation (C.6) the transconductance can be described as:
gm =
∂Id
∂Vgs
=
µCoxWVod
L
( 1
1 + ρ
− ρ
2(1 + ρ)2
)
(C.9)
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Rewriting the transconductance gm results in;
gm =
( 1 + ρ2
(1 + ρ)2
)
µCoxWρEsat = αµCoxWρEsat, (C.10)
in which α represents:
α =
1 + ρ2
(1 + ρ)2
(C.11)
From these relations can be found that α can also be expressed as a function of the transcon-
ductance gm and the conductance gd0:
α =
gm
gd0
(C.12)
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AppendixD
Process parameters
An example of transistor parameters, as have been used in the analytical calculations in section
3.1.3 and in chapter 4, is given in the following table:
Process parameter Value
γ 2/3
δ 4/3
c 0.395
Vdd 1.2V
L 0.06µm
Cox 11mF/m2
µ 0.035
Esat 6MV/m
vsat
µ
2Esat
Vod section 4.1 Vgs − Vth
Vod 0.25V
Table D.1: Summary of the transistor parameters
These parameters will not give a good match with the simulation model, though they show a
trend that follows the simulation model. When the noise figure increases in the model due to a
design change, it can be expected that it will also increase in the simulation model. Only the
exact amount of increase will be different.
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AppendixE
Simulation setup
In this appendix basic information regarding the simulation, such as the simulation setup and
the type of analysis, is provided. In all cases, only NMOS transistors with a minimum transistor
length of 0.06µm are used.
E.1 Setup
The simulations are done at a simulation temperature of 16.85 ◦C (equal to 290◦K). The supply
voltage is an ideal voltage source (Vdd) of 1.2V. The output impedance has been set at 50Ω
and is further neglected as a design parameter. The focus is on low noise performance, on the
input impedance and on the available gain. The impedance of the mixer stage (to be added in
cascade with the LNA) can be set to match to the output of the LNA. For the AC-coupling
part, ideal capacitances (Cc) of 1 nH are used to couple the ac-signals to the input and output
port. The resulting simulation setup is shown in figure E.1
Figure E.1: Simulation setup
This setup is used for all the Spectre simulations unless specified otherwise (as for power
optimization). The LNA is in figure E.1 represented by a triangle-block.
Figure E.2: Reduced simulation setup
This block is the circuit part that changes with the progress of the report. In the chapters that
discuss Spectre simulations only the LNA block (the internals of the LNA) will be shown.
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E.2 Analysis
Several type of analysis can be done with Spectre. A short introduction of the analysis in this
report will be given [14].
E.2.1 Small signal Noise (SP and Noise)
Small signal noise simulations can be performed with both SP and noise analysis.
- The noise analysis provides the noise figure, NF ;
- The SP analysis provides both the NFmin and NF ;
E.2.2 Small signal Gain (SP)
Scattering parameters, also referred to as S-parameters, are based on the incident and reflected
waves in a system, they represent the reflection and transmission coefficients when the match
network is terminated:
- S11 is the input reflection coefficient;
- S12 is the reverse transmission coefficient;
- S21 is the forward transmission coefficient;
- S22 is the output reflection coefficient.
With the S-parameters gain measurements can be done. With respect to an LNA the three
power gain definitions, commonly used in LNA design can be described as:
Transducer power gain GT , is defined as the ratio between the power delivered to the load and
the power available from the source [14].
GT = |S21|2
Operating power gain GP is defined as the ratio between the power delivered to the load and
the power input to the network.
GP =
1
1− |S11|2 |S21|
2
Available power gain GA is defined as the ratio between the power available from the network
and the power available from the source.
GA =
1
1− |S22|2 |S21|
2
The power available from the source is generally larger than the power input to the LNA, so
GP > GT . The closer the two gains are, the better the input matching is. Similarly when GA
is close to GT there is a good output match.
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Chapter E. Simulation setup
E.2.3 IP2 and IP3 simulation (PSS)
A two tone test needs to be done to measure the IP2 and the IP3 curve. Two tones, ω1 and
ω2 with the same amplitude, coming from adjacent channels, drive the LNA simultaneously.
The IP2 is defined as the extrapolation point of the power of the 1st order tones ω1 and ω2 ,
and the power of the 3rd order tones ω2 - ω1 and ω2 + ω1 at the load.
The IP3 is defined as the extrapolation point of the power of the 1st order tones ω1 and ω2 ,
and the power of the 3rd order tones 2ω1 - ω2 and 2ω2 - ω1 at the load.
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